IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 38
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 38 of 202
- Download datasheet (6Mb)
3–2
2D FIR Filter
Table 3–1. 2D FIR Filter Parameter Settings Tab, General Page
Video and Image Processing Suite User Guide
Maximum image
width
Number of color
planes in sequence
Input Data Type:
Bits per pixel per
color plane
Input Data Type:
Data type:
Input Data Type:
Guard bands
Input Data Type:
Max
Input Data Type:
Min
Output Data Type:
Bits per pixel per
color plane
Output Data Type:
Data type
Output Data Type:
Guard bands
Output Data Type:
Max
Output Data Type:
Min
Move binary point
right
Remove fraction
bits by
Convert from signed
to unsigned by
Notes to
(1) The maximum and minimum guard bands values specify a range in which the input should always fall. The 2D FIR filter behaves unexpectedly
(2) The output is constrained to fall in the specified range of maximum and minimum guard band values.
(3) You can specify a higher precision output by increasing Bits per pixel per color plane and Move binary point right.
for values outside this range.
Parameter
(3)
Table 3–1
(3)
(3)
32–2600, Default = 640
1–3
4–20, Default = 8
Unsigned, Signed
On or Off
1,048,575 to -524,288, Default = 255
1,048,575 to -524,288, Default = 0
4–20, Default = 8
Unsigned, Signed
On or Off
1,048,575 to -524,288, Default = 255
1048575 to -524288, Default = 0
–16 to +16, Default = 0
Round values - Half up,
Round values - Half even,
Truncate values to integer
Saturating to minimum value at stage 4,
Replacing negative with absolute value
Table 3–1
parameters.
and
Table 3–2 on page 3–3
Value
Choose the maximum image width in pixels.
The number of color planes that are sent in sequence
over one data connection. For example, a value of 3 for
R'G'B' R'G'B' R'G'B'.
Choose the number of bits per pixel (per color plane).
Choose whether input is unsigned or signed 2's
complement.
Turn on to enable a defined input range.
Set input range maximum value.
Set input range minimum value.
Choose the number of bits per pixel (per color plane).
Choose whether output is unsigned or signed 2's
complement.
Turn on to enable a defined output range.
Set output range maximum value.
Set output range minimum value.
Specify the number of places to move the binary point.
This can be useful if you require a wider range output on
an existing coefficient set.
Choose the method for discarding fractional bits
resulting from the FIR calculation.
Choose the method for signed to unsigned conversion of
the FIR results.
show the 2D FIR Filter MegaCore function
Description
January 2011 Altera Corporation
Chapter 3: Parameter Settings
(1)
(1)
(2)
(2)
2D FIR Filter
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: