IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 159
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 159 of 202
- Download datasheet (6Mb)
Chapter 6: Signals
Alpha Blending Mixer
Table 6–3. Alpha Blending Mixer Signals (Part 2 of 2)
January 2011 Altera Corporation
alpha_in_N_endofpacket
alpha_in_N_ready
alpha_in_N_startofpacket
alpha_in_N_valid
control_av_address
control_av_chipselect
control_av_readdata
control_av_write
control_av_writedata
din_N_data
din_N_endofpacket
din_N_ready
din_N_startofpacket
din_N_valid
dout_data
dout_endofpacket
dout_ready
dout_startofpacket
dout_valid
Note to
(1) These ports are present only if Alpha blending is on in the parameter editor. Note that alpha channel ports are created for layer zero even though
no alpha mixing is possible for layer zero (the background layer). These ports are ignored and can safely be left unconnected or tied to 0.
Table 6–3
Signal
Direction
In
Out
In
In
In
In
Out
In
In
In
In
Out
In
In
Out
Out
In
Out
Out
alpha_in_N port Avalon-ST endofpacket signal. This signal marks the
end of an Avalon-ST packet.
alpha_in_N port Avalon-ST alpha ready signal. This signal indicates
when the MegaCore function is ready to receive data.
alpha_in_N port Avalon-ST startofpacket signal. This signal marks
the start of an Avalon-ST packet.
alpha_in_N port Avalon-ST alpha valid signal. This signal identifies
the cycles when the port should input data.
control slave port Avalon-MM address bus. Specifies a word offset
into the slave address space.
control slave port Avalon-MM chipselect signal. The control port
ignores all other signals unless this signal is asserted.
control slave port Avalon-MM readdata bus. These output lines are
used for read transfers.
control slave port Avalon-MM write signal. When this signal is
asserted, the control port accepts new data from the writedata bus.
control slave port Avalon-MM writedata bus. These input lines are
used for write transfers.
din_N port Avalon-ST data bus for port din for layer N. Pixel data is
transferred into the MegaCore function over this bus.
din_N port Avalon-ST endofpacket signal. This signal marks the end of
an Avalon-ST packet.
din_N port Avalon-ST ready signal. This signal indicates when the
MegaCore function is ready to receive data.
din_N port Avalon-ST startofpacket signal. This signal marks the
start of an Avalon-ST packet.
din_N port Avalon-ST valid signal. This signal identifies the cycles
when the port should input data.
dout port Avalon-ST data bus. Pixel data is transferred out of the
MegaCore function over this bus.
dout port Avalon-ST endofpacket signal. This signal marks the end of
an Avalon-ST packet.
dout port Avalon-ST ready signal. This signal is asserted by the
downstream device when it is able to receive data.
dout port Avalon-ST startofpacket signal. This signal marks the start
of an Avalon-ST packet.
dout port Avalon-ST valid signal. This signal is asserted when the
MegaCore function outputs data.
(1)
Description
(1)
Video and Image Processing Suite User Guide
(1)
(1)
6–3
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: