MT47H256M8EB-25E:C Micron Technology Inc, MT47H256M8EB-25E:C Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H256M8EB-25E:C
Manufacturer Part Number
MT47H256M8EB-25E:C
Description
256MX8 DDR2 SDRAM PLASTIC GREEN FBGA 1.8V
Manufacturer
Micron Technology Inc
Series
-r
Datasheet
1.MT47H256M8EB-25EC.pdf
(134 pages)
Specifications of MT47H256M8EB-25E:C
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
2G (256M x 8)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
60-TFBGA
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
ATT
Quantity:
400
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
BGA
Quantity:
11 350
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
20 000
Functional Block Diagrams
Figure 3: Functional Block Diagram – 512 Meg x 4
PDF: 09005aef824f87b6
2gbddr2.pdf – Rev. E 06/10 EN
BA0–BA2
A0–A14,
RAS#
CAS#
ODT
WE#
CKE
CK#
CS#
CK
18
Address
register
registers
Mode
Control
logic
18
counter
Refresh
15
The DDR2 SDRAM is a high-speed CMOS, dynamic random access memory. It is inter-
nally configured as a multibank DRAM.
11
3
15
address
2
Row-
MUX
control
15
Bank
logic
Column-
counter/
address
latch
decoder
address
Bank 0
latch
row-
and
Bank 1
Bank 2
Bank 3
9
2
Bank 4
32,768
Bank 5
Bank 6
Bank 7
DM mask logic
(32,768 x 512 x 16)
I/O gating
Sense amplifiers
Memory array
Column
decoder
8,192
(x16)
512
Bank 0
Bank 1
Bank 2
Bank 3
Bank 4
Bank 5
Bank 6
12
Bank 7
COL0, COL1
CK, CK#
16
16
16
Micron Technology, Inc. reserves the right to change products or specifications without notice.
Read
latch
CK out
drivers
Write
CK in
FIFO
and
4
4
4
4
Mask
Data
COL0, COL1
4
16
MUX
2Gb: x4, x8, x16 DDR2 SDRAM
generator
1
1
1
4
4
4
4
1
DQS
registers
Input
DATA
Functional Block Diagrams
4
DQS, DQS#
1
1
1
4
4
4
4
1
2
CK, CK#
4
1
DRVRS
2
DLL
RCVRS
© 2006 Micron Technology, Inc. All rights reserved.
sw1 sw2
sw1 sw2
sw1 sw2
sw1 sw2
R1
R1
R1
R1
R1
R1
ODT control
R2
R2
R2
R2
R2
R2
V
ss
Q
sw3
sw3
sw3
sw3
R3
R3
R3
R3
R3
R3
V
dd
Q
DQ0–DQ3
DQS, DQS#
DM