MT47H256M8EB-25E:C Micron Technology Inc, MT47H256M8EB-25E:C Datasheet - Page 98
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H256M8EB-25E:C
Manufacturer Part Number
MT47H256M8EB-25E:C
Description
256MX8 DDR2 SDRAM PLASTIC GREEN FBGA 1.8V
Manufacturer
Micron Technology Inc
Series
-r
Datasheet
1.MT47H256M8EB-25EC.pdf
(134 pages)
Specifications of MT47H256M8EB-25E:C
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
2G (256M x 8)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
60-TFBGA
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
ATT
Quantity:
400
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
BGA
Quantity:
11 350
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
20 000
Figure 51: READ-to-PRECHARGE – BL = 4
Figure 52: READ-to-PRECHARGE – BL = 8
PDF: 09005aef824f87b6
2gbddr2.pdf – Rev. E 06/10 EN
Notes:
Notes:
not be issued until
the access of the last data elements.
Examples of READ-to-PRECHARGE for BL = 4 are shown in Figure 51 and in Figure 52
for BL = 8. The delay from READ-to-PRECHARGE period to the same bank is AL + BL/
2 - 2CK + MAX (
DQS, DQS#
DQS, DQS#
Command
Command
Address
Address
1. RL = 4 (AL = 1, CL = 3); BL = 4.
2.
3. Shown with nominal
1. RL = 4 (AL = 1, CL = 3); BL = 8.
2.
3. Shown with nominal
CK#
A10
DQ
CK#
A10
CK
DQ
CK
t
t
RTP ≥ 2 clocks.
RTP ≥ 2 clocks.
Bank a
Bank a
READ
READ
T0
T0
AL + BL/2 - 2CK + MAX ( t RTP/ t CK or 2CK)
AL = 1
AL = 1
First 4-bit
t
prefetch
RTP/
prefetch
NOP
AL + BL/2 - 2CK + MAX ( t RTP/ t CK or 2CK)
4-bit
T1
≥ t RAS (MIN)
NOP
T1
t
RP is met. However, part of the row precharge time is hidden during
t
CK or 2 × CK) where MAX means the larger of the two.
≥t RAS (MIN)
≥ t RTP (MIN)
NOP
T2
t
t
AC,
AC,
NOP
CL = 3
T2
Second 4-bit
98
t
t
DQSCK, and
DQSCK, and
CL = 3
prefetch
≥ t RC (MIN)
≥t RC (MIN)
NOP
T3
Bank a
Valid
PRE
T3
≥t RTP (MIN)
Micron Technology, Inc. reserves the right to change products or specifications without notice.
NOP
T4
t
DO
t
DQSQ.
DQSQ.
NOP
T4
≥ t RP (MIN)
DO
DO
2Gb: x4, x8, x16 DDR2 SDRAM
Bank a
Valid
PRE
T5
DO
DO
NOP
T5
Transitioning Data
Transitioning Data
DO
DO
NOP
T6
≥t RP (MIN)
DO
DO
Bank a
Valid
ACT
T6
DO
© 2006 Micron Technology, Inc. All rights reserved.
NOP
T7
DO
Don’t Care
Don’t Care
DO
NOP
T7
Bank a
Valid
ACT
T8
READ