DJLXT6282LE.A3 Intel, DJLXT6282LE.A3 Datasheet - Page 31

no-image

DJLXT6282LE.A3

Manufacturer Part Number
DJLXT6282LE.A3
Description
Manufacturer
Intel
Datasheet

Specifications of DJLXT6282LE.A3

Lead Free Status / RoHS Status
Not Compliant
4.1.2
Datasheet
Bit
<5:4>
Bit
<3:2>
Bit
<1:0>
Bit 7
Bit 6
Bit
<5:4>
Bit 3
Bit
Bit
CnfBpvDet[1..0]
CnfFeCnt[1..0]
CnfFaOp[1..0]
AlmUpdDsbl
MastIntEn
Unused
TestTBR
Name
Name
GLOB_CONF1- Global Operational Configuration 1 (1FH)
This bit enables/disables updates to status registers.
0 - Enable status updates when alarm interrupt is active
1 - Disable status updates when alarm interrupt is active
Enables/disables the chip interrupt pin.
0 - Disable
1 - Enable
Test Bit: has to be set to 0
0 - Normal operation
1 - Test Only - non-working mode
These bits configure the Bipolar Violation Errors Detection in all the E1
HDB3 receivers (on RPOSD and RNEGD inputs, from the LIU).
00 - Disable Bpv Detection
01 - 2 consecutive ‘1’ with the same polarity
10 - BPV do not alternate polarity (recommendation ITU O161)
11 - two consecutive ‘1’ with the same polarity, BPV do not alternate
polarity, or four consecutive’0’ badly encoded
These bits configure the FrameWord (FAS/NFAS) error counters in all the
E1 transmitters and receivers.
00 - Disable FrameWord error counter
01 - Count only FAS with single or multiple errors
10 - Count only errored NFAS (bit 2)
11 - Count both errored FAS and NFAS
These bits configure the Frame Acquisition Algorithm in all transmitters and
receivers. The robust acquisition modes are only relevant if CRC-4
multiframing is disabled (see registers iEH and jEH). CRC-4 Multiframing
selected always uses normal acquisition modes.
00 - Normal Acquisition: During acquisition, check three consecutive
frames with two correct FAS and one correct NFAS. De-synchronization
caused by three consecutive incorrect FAS.
01 - Normal Acquisition/de-synchronization using both FAS/NFAS: During
acquisition, check three consecutive frames with two correct FAS and one
correct NFAS. De-synchronization caused by three consecutive incorrect
FAS or by three consecutive bit 2 of NFAS, not 1.
10 - Robust Acquisition: During acquisition, check five consecutive frames
with three correct FAS and two correct NFAS. De-synchronization caused
by four consecutive incorrect FAS.
11 - Robust Acquisition/de-synchronization using both FAS/NFAS: During
acquisition, check five consecutive frames with three correct NFAS. De-
synchronization caused by four consecutive incorrect FAS or by four
consecutive incorrect NFAS.
Label
Label
Type
R/W
R/W
R/W
Type
R/W
R/W
R/W
LXT6282
Default
Default
11
0
0
0
0
0
31

Related parts for DJLXT6282LE.A3