ALXD800EEXJ2VD C3 AMD (ADVANCED MICRO DEVICES), ALXD800EEXJ2VD C3 Datasheet - Page 219

• Manufacturer Part Number: ALXD800EEXJ2VD C3
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of ALXD800EEXJ2VD C3

• Operating Temperature (min): 0C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

GeodeLink™ Memory Controller Register Descriptions
6.2
All GLMC registers are Model Specific Registers (MSRs)
and are accessed via the RDMSR and WRMSR instruc-
tions.
The registers associated with the GLMC are the Standard
GeodeLink Device (GLD) MSRs and GLMC Specific
MSRs. Table 6-5 and Table 6-6 are register summary
AMD Geode™ LX Processors Data Book
20002000h
20002001h
20002002h
20002003h
20002004h
20002005h
2000001Ah
2000001Bh
2000001Ch
2000001Dh
2000001Eh
20000010h
20000011h
20000012h
20000013h
20000014h
20000015h
20000016h
20000018h
20000019h
Address
20000017
Address
MSR
MSR
GeodeLink™ Memory Controller Register Descriptions
Type
R/W
R/W
R/W
R/W
Type
RO
R/W
R/W
R/W
R/W
R/W
---
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Table 6-5. Standard GeodeLink™ Device MSRs Summary
Register Name
GLD Capabilities MSR (GLD_MSR_CAP)
GLD Master Configuration MSR
(GLD_MSR_CONFIG) - Not Used
GLD SMI MSR (GLD_MSR_SMI)
GLD Error MSR (GLD_MSR_ERROR)
GLD Power Management (GLD_MSR_PM)
GLD Diagnostic (GLD_MSR_DIAG)
Register Name
Row Addresses Bank0 DIMM0, Bank1 DIMM0
(MC_CF_BANK01)
Row Addresses Bank2 DIMM0, Bank3 DIMM0
(MC_CF_BANK23)
Row Addresses Bank4 DIMM0, Bank5 DIMM0
(MC_CF_BANK45)
Row Addresses Bank6 DIMM0, Bank7 DIMM0
(MC_CF_BANK67)
Row Addresses Bank0 DIMM1, Bank1 DIMM0
(MC_CF_BANK89)
Row Addresses Bank2 DIMM1, Bank3 DIMM1
(MC_CF_BANKAB)
Row Addresses Bank4 DIMM1, Bank5 DIMM1
(MC_CF_BANKCD)
Row Addresses Bank6 DIMM1, Bank7 DIMM1
(MC_CF_BANKEF)
Refresh and SDRAM Program
(MC_CF07_DATA)
Timing and Mode Program (MC_CF8F_DATA)
Feature Enables (MC_CF1017_DATA)
Performance Counters (MC_CFPERF_CNT1)
Counter and CAS Control (MC_PERCNT2)
Clocking and Debug (MC_CFCLK_DBUG)
Page Open Status (MC_CFPG_OPEN)
Table 6-6. GLMC Specific MSR Summary
tables that include reset values and page references where
the bit descriptions are provided.
Note: MSR addresses are documented using the CPU
Core as the source. Refer to Section 4.1 "MSR
Set" on page 45 for further details.
00000000_00FF00FFh
00000000_0000FFFFh
18000008_287337A3h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
00000000_00000000h
10071007_00000040h
00000000_11080001h
00000000_00000000h
00000000_00001300h
00000000_000204xxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
xxxxxxxx_xxxxxxxxh
Reset Value
Reset Value
33234H
Reference
Reference
Page 220
Page 220
Page 220
Page 221
Page 222
Page 222
Page 223
Page 223
Page 224
Page 224
Page 225
Page 225
Page 226
Page 226
Page 227
Page 229
Page 231
Page 232
Page 233
Page 233
Page 235
219