CY7C67300-100AXI Cypress Semiconductor Corp, CY7C67300-100AXI Datasheet - Page 43
![IC USB HOST/PERIPH CNTRL 100LQFP](/photos/6/70/67051/428-100-tqfp_14x14x1_4_sml.jpg)
CY7C67300-100AXI
Manufacturer Part Number
CY7C67300-100AXI
Description
IC USB HOST/PERIPH CNTRL 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-Host™r
Type
Host Programmable Embedded USBr
Datasheet
1.CY7C67300-100AXI.pdf
(99 pages)
Specifications of CY7C67300-100AXI
Package / Case
100-LQFP
Applications
USB Host/Peripheral Controller
Core Processor
CY16
Program Memory Type
ROM (8 kB)
Controller Series
CY7C673xx
Ram Size
16K x 8
Interface
SPI Serial, USB, HPI
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 85 C
Supply Current
80 mA
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4640 - KIT MASS STORAGE REF DESIGNCY3663 - KIT DEV EZ-OTG/EZ-HOST
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1865
CY7C67300-100AXI
CY7C67300-100AXI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
ATMEL
Quantity:
210
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
246
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
20 000
Company:
Part Number:
CY7C67300-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
The Device n Endpoint n Count Result register is a
memory-based register that must be initialized to 0x0000 before
USB Device operations are initiated. After initialization, do not
write to this register again.
Result (Bits [15:0])
The Result field contains the differences in bytes between the
received packet and the value specified in the Device n Endpoint
n Count register. If an overflow condition occurs, Result [15:10]
is set to ‘111111’, a 2’s complement value indicating the
Device n Port Select Register [R/W]
■
■
Table 68. Device n Port Select Register
Register Description
The Device n Port Select register selects either port A or port B
for the static device port.
Device n Interrupt Enable Register [R/W]
■
■
Table 69. Device n Interrupt Enable Register
Register Description
The Device n Interrupt Enable register provides control over
device related interrupts including eight different endpoint inter-
rupts.
Document #: 38-08015 Rev. *J
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
Device n Port Select Register 0xC084
Device n Port Select Register 0xC0A4
Device 1 Interrupt Enable Register 0xC08C
Device 2 Interrupt Enable Register 0xC0AC
EP7 Interrupt
Reserved
Interrupt
Enable
Enable
VBUS
R/W
R/W
15
15
0
7
0
0
7
0
-
-
EP6 Interrupt
ID Interrupt
Enable
Enable
Select
R/W
R/W
Port
R/W
14
14
0
6
0
0
6
0
-
EP5 Interrupt
Enable
R/W
13
13
0
5
0
0
5
0
-
-
-
Reserved
EP4 Interrupt
Enable
R/W
12
12
0
4
0
0
4
0
-
-
-
...Reserved
additional byte count of the received packet. If an underflow
condition occurs, Result [15:0] indicates the excess bytes count
(number of bytes not used).
Reserved
Write all reserved bits with ‘0’.
Port Select (Bit 14)
The Port Select bit selects which of the two ports is enabled.
1: Port 1B or Port 2B is enabled
0: Port 1A or Port 2A is enabled
VBUS Interrupt Enable (Bit 15)
The VBUS Interrupt Enable bit enables or disables the OTG
VBUS interrupt. When enabled, this interrupt triggers on both the
rising and falling edge of VBUS at the 4.4V status (only
EP3 Interrupt
SOF/EOP
Interrupt
Timeout
Enable
Enable
R/W
R/W
11
11
3
0
0
3
0
0
-
-
Reserved...
EP2 Interrupt
Reserved
Enable
R/W
10
10
2
0
0
0
2
0
-
-
-
EP1 Interrupt
SOF/EOP
Interrupt
Enable
Enable
R/W
R/W
1
0
9
0
1
0
9
0
-
-
CY7C67300
EP0 Interrupt
Interrupt
Enable
Enable
Reset
Page 43 of 99
R/W
R/W
0
0
8
0
8
0
0
0
-
-
[+] Feedback