CY7C67300-100AXI Cypress Semiconductor Corp, CY7C67300-100AXI Datasheet - Page 86
![IC USB HOST/PERIPH CNTRL 100LQFP](/photos/6/70/67051/428-100-tqfp_14x14x1_4_sml.jpg)
CY7C67300-100AXI
Manufacturer Part Number
CY7C67300-100AXI
Description
IC USB HOST/PERIPH CNTRL 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-Host™r
Type
Host Programmable Embedded USBr
Datasheet
1.CY7C67300-100AXI.pdf
(99 pages)
Specifications of CY7C67300-100AXI
Package / Case
100-LQFP
Applications
USB Host/Peripheral Controller
Core Processor
CY16
Program Memory Type
ROM (8 kB)
Controller Series
CY7C673xx
Ram Size
16K x 8
Interface
SPI Serial, USB, HPI
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 85 C
Supply Current
80 mA
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4640 - KIT MASS STORAGE REF DESIGNCY3663 - KIT DEV EZ-OTG/EZ-HOST
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1865
CY7C67300-100AXI
CY7C67300-100AXI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
ATMEL
Quantity:
210
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
246
Company:
Part Number:
CY7C67300-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
20 000
Company:
Part Number:
CY7C67300-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
SRAM Read Cycle
Table 137. SRAM Read Cycle Parameters
Document #: 38-08015 Rev. *J
Notes
t
t
t
t
t
t
13. 0 wait state cycle.
14. t
15. Read timing is applicable for nXMEMSEL, nXRAMSEL, and nXROMSEL.
CR
RDH
CDH
RPW
AR
AC
Parameter
[14]
clock period.
AC
[13]
External SRAM access time = 12 ns for zero and one wait states. The External SRAM access time = 12 ns + (n – 1)*T for wait states = n, n > 1, T = 48 MHz
Address
CS
RD
Din
CS LOW to RD LOW
RD HIGH to Data Hold
CS HIGH to Data Hold
RD LOW Time
RD LOW to Address Valid
RAM Access to Data Valid
[15]
Description
t
CR
t
AR
t
AC
t
RPW
Min
38
1
0
0
Data Valid
Typical
t
RDH
t
CDH
Max
45
12
0
CY7C67300
Unit
ns
ns
ns
ns
ns
ns
Page 86 of 99
[+] Feedback