ATmega64A Atmel Corporation, ATmega64A Datasheet - Page 388

• Manufacturer Part Number: ATmega64A
• Manufacturer: Atmel Corporation

Specifications of ATmega64A

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 8
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Uart: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 8
• Input Capture Channels: 2
• Pwm Channels: 7
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

20 USART ................................................................................................... 174
21 TWI – Two-wire Serial Interface .......................................................... 201
22 Analog Comparator .............................................................................. 230
23 Analog to Digital Converter ................................................................. 233
8160C–AVR–07/09
19.1
19.2
19.3
19.4
19.5
20.1
20.2
20.3
20.4
20.5
20.6
20.7
20.8
20.9
20.10
20.11
21.1
21.2
21.3
21.4
21.5
21.6
21.7
21.8
21.9
22.1
22.2
23.1
23.2
23.3
23.4
Features ........................................................................................................164
Overview ........................................................................................................164
SS Pin Functionality ......................................................................................169
Data Modes ...................................................................................................169
Register Description ......................................................................................171
Features ........................................................................................................174
Overview ........................................................................................................174
Clock Generation ...........................................................................................176
Frame Formats ..............................................................................................178
USART Initialization .......................................................................................179
Data Transmission – The USART Transmitter ..............................................181
Data Reception – The USART Receiver .......................................................183
Asynchronous Data Reception ......................................................................187
Multi-processor Communication Mode ..........................................................190
Examples of Baud Rate Setting .....................................................................192
Register Description ......................................................................................196
Features ........................................................................................................201
Overview ........................................................................................................201
Two-wire Serial Interface Bus Definition ........................................................203
Data Transfer and Frame Format ..................................................................204
Multi-master Bus Systems, Arbitration and Synchronization .........................207
Using the TWI ................................................................................................209
Transmission Modes .....................................................................................212
Multi-master Systems and Arbitration ............................................................225
TWI Register Description ...............................................................................226
Analog Comparator Multiplexed Input ...........................................................230
Register Description ......................................................................................231
Features ........................................................................................................233
Overview ........................................................................................................233
Operation .......................................................................................................234
Starting a Conversion ....................................................................................235
ATmega64A
iv