ATmega64A Atmel Corporation, ATmega64A Datasheet - Page 80

• Manufacturer Part Number: ATmega64A
• Manufacturer: Atmel Corporation

Specifications of ATmega64A

• Flash (kbytes): 64 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 53
• Ext Interrupts: 8
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Uart: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 4
• Eeprom (bytes): 2048
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 8
• Input Capture Channels: 2
• Pwm Channels: 7
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

13.3.4
8160C–AVR–07/09
Alternate Functions of Port D
Table 13-11. Overriding Signals for Alternate Functions in PC3:PC0
Note:
The Port D pins with alternate functions are shown in
Table 13-12. Port D Pins Alternate Functions
Note:
The alternate pin configuration is as follows:
• T2 – Port D, Bit 7
T2, Timer/Counter2 Counter Source.
• T1 – Port D, Bit 6
T1, Timer/Counter1 Counter Source.
• XCK1 – Port D, Bit 5
XCK1, USART1 External Clock. The Data Direction Register (DDD5) controls whether the clock
is output (DDD5 set) or input (DDD5 cleared). The XCK1 pin is active only when the USART1
operates in synchronous mode.
• ICP1 – Port D, Bit 4
ICP1 – Input Capture Pin1: The PD4 pin can act as an Input Capture pin for Timer/Counter1.
Signal Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
Port Pin
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
1. XMM = 0 in ATmega103 compatibility mode.
1. XCK1, TXD1, RXD1, SDA, and SCL not applicable in ATmega103 compatibility mode.
Alternate Function
T2 (Timer/Counter2 Clock Input)
T1 (Timer/Counter1 Clock Input)
XCK1
ICP1 (Timer/Counter1 Input Capture Pin)
INT3/TXD1
INT2/RXD1
INT1/SDA
INT0/SCL
PC3/A11
SRE • (XMM<5)
0
SRE • (XMM<5)
1
SRE • (XMM<5)
A11
0
0
–
–
(1)
(USART1 External Clock Input/Output)
(1)
(1)
(1)
(1)
(External Interrupt0 Input or TWI Serial CLock)
(External Interrupt1 Input or TWI Serial DAta)
(External Interrupt3 Input or UART1 Transmit Pin)
(External Interrupt2 Input or UART1 Receive Pin)
PC2/A10
SRE • (XMM<6)
0
SRE • (XMM<6)
1
SRE • (XMM<6)
A10
0
0
–
–
Table
PC1/A9
SRE • (XMM<7)
0
SRE • (XMM<7)
1
SRE • (XMM<7)
A9
0
0
–
–
13-12.
(1)
ATmega64A
PC0/A8
SRE • (XMM<7)
0
SRE • (XMM<7)
1
SRE • (XMM<7)
A8
0
0
–
–
80