ST7FOXK1 STMicroelectronics, ST7FOXK1 Datasheet - Page 57

no-image

ST7FOXK1

Manufacturer Part Number
ST7FOXK1
Description
Low cost flash 8bit micro
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7FOXK1

4 To 8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance
1K write/erase cycles guaranteed Data retention
Clock Sources
Internal trimmable 8 MHz RC oscillator, auto wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
Five Power Saving Modes
Halt, Active-Halt, Auto Wakeup from Halt, Wait and Slow
A/d Converter
up to 10 input channels

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7FOXK1
Manufacturer:
ST
0
Part Number:
ST7FOXK1B6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6
Manufacturer:
ST
Quantity:
55
Part Number:
ST7FOXK1T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST7FOXK1T6
Manufacturer:
ST
0
Part Number:
ST7FOXK1T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
ST7FOXF1, ST7FOXK1, ST7FOXK2
Caution:
The RESET and TRAP vectors have no software priorities. When one is serviced, the I1 and
I0 bits of the CC register are both set.
Level 0 cannot be written (I1_x = 1, I0_x = 0). In this case, the previously stored value is
kept (Example: previous = CFh, write = 64h, result = 44h).
Table 15.
1. Bits in the ISPRx registers can be read and written but they are not significant in the interrupt process
If the I1_x and I0_x bits are modified while the interrupt x is executed the following behavior
has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and
the new software priority is higher than the previous one, the interrupt x is re-entered.
Otherwise, the software priority stays unchanged up to the next interrupt request (after the
IRET of the interrupt x).
Table 16.
1. During the execution of an interrupt routine, the HALT, POPCC, RIM, SIM and WFI instructions change the
Instruction
POP CC
management.
current software priority up to the next IRET instruction or one of the previously mentioned instructions.
JRNM
TRAP
HALT
IRET
JRM
RIM
WFI
SIM
Interrupt vector vs ISPRx bits
Dedicated interrupt instruction set
Disable interrupt (level 3 set)
Enable interrupt (level 0 set)
Jump if I1:0 = 11 (level 3)
Vector address
Pop CC from the Stack
Interrupt routine return
FFFBh-FFFAh
FFE1h-FFE0h
FFF9h-FFF8h
Entering Halt mode
Jump if I1:0 <> 11
New description
Wait for interrupt
Software trap
...
Load 10 in I1:0 of CC
Load 11 in I1:0 of CC
Function/Example
Pop CC, A, X, PC
Software NMI
Mem => CC
I1:0 <> 11
I1:0 = 11
(1)
I1_13 and I0_13 bits
I1_0 and I0_0 bits
I1_1 and I0_1 bits
ISPRx bits
I1
I1
I1
1
1
1
1
1
...
H
H
H
I0
I0
I0
0
0
1
1
0
(1)
N
N
N
Interrupts
Z
Z
Z
57/226
C
C
C

Related parts for ST7FOXK1