mcf5274l Freescale Semiconductor, Inc, mcf5274l Datasheet - Page 59

no-image

mcf5274l

Manufacturer Part Number
mcf5274l
Description
Mcf5275 Integrated Microprocessor Family Hardware
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5274lCVM166
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5274lCVM166
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5274lVM133
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5274lVM166
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mcf5274lVM166
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mcf5274lVM166
Quantity:
435
Part Number:
mcf5274lVM166J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
When using the DDR SDRAM controller the timing numbers in
latch or drive data onto the memory bus. All timing numbers are relative to the two DQS byte lanes.
Freescale Semiconductor
NOTES:
1
2
3
4
DD10
DD11
DD12
DD13
DD14
DD15
DD16
NUM
DD1
DD2
DD3
DD4
DD5
DD6
DD7
DD8
DD9
All timing specifications are based on taking into account, a 25pF load on the SDRAM output pins.
DDR_CLKOUT operates at half the frequency of the PLLMRFM output and the ColdFire core.
t
D[31:24] is relative to SD_DQS3 and D[23:16] is relative to SD_DQS2.
CKH
NOTES:
1
Symbol
V
SD V
V
+ t
V
V
OUT
MP
ID
IX
Frequency of operation
Clock Period (DDR_CLKOUT)
Pulse Width High
Pulse Width Low
DDR_CLKOUT high to DDR address, SD_CKE,
SD_CS[1:0], SD_SCAS, SD_SRAS, SD_WE valid
DDR_CLKOUT high to DDR address, SD_CKE, SD_CS,
SD_SCAS, SD_SRAS, SD_WE invalid
Write command to first SD_DQS Latching Transition
SD_DQS high to Data and DM valid (write) - setup
SD_DQS high to Data and DM invalid (write) - hold
SD_DQS high to Data valid (read) - setup
SD_DQS high to Data invalid (read) - hold
SD_DQS falling edge to CLKOUT high - setup
SD_DQS falling edge to CLKOUT high - hold
DQS input read preamble width (t
DQS input read postamble width (t
DQS output write preamble width (t
DQS output write postamble width (t
CKL
SDCLK
SDCLK
DD
must be less than or equal to t
is nominally 2.5V.
Clock output mid-point voltage
Clock output voltage level
Clock output differential voltage (peak to peak swing)
Clock crossing point voltage
MCF5275 Integrated Microprocessor Family Hardware Specification, Rev. 1.1
3
3
Characteristic
2
Table 50. DDR Clock Timing Specifications
Characteristic
Figure 11. DDR Clock Timing Diagram
RPRE
RPST
CK
WPRE
WPST
1
.
)
Table 51. DDR Timing
)
)
)
6
7
Preliminary
4,5
4
Symbol
t
t
t
t
t
t
t
WPRE
WPST
t
DQSS
t
t
RPRE
RPST
t
CMV
CMH
t
CKH
t
t
DSS
DSH
CKl
t
t
CK
QS
QH
IS
IH
Table 51
1.05
1.05
Min
-0.3
0.7
0.25 x t
Preliminary Electrical Characteristics
1
must be followed to properly
TBD
0.45
0.45
0.25
Min
1.5
0.5
0.5
0.9
0.4
0.4
12
2
1
-
-
-
CK
SD V
SD V
+ 1
Max
1.45
1.45
DD
DD
V
V
V
IX
MP
IX
+ 0.3
+ 0.6
0.5 x t
Max
TBD
0.55
0.55
1.25
V
1.1
0.6
0.6
83
1
-
-
-
-
-
-
ID
CK
+ 1
Unit
V
V
V
V
MHz
Unit
t
t
t
t
t
t
t
ns
ns
ns
ns
ns
ns
ns
ns
ns
CK
CK
CK
CK
CK
CK
CK
59

Related parts for mcf5274l