z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 115

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
PS022006-0207
4. Write to the timer reload high and low byte registers to set the Reload value (PWM
5. Enable the timer interrupt, if required, and set the timer interrupt priority by writing to
6. Configure the associated GPIO port pin(s) for the timer output alternate function.
7. Write to the timer control 1 register to enable the timer and initiate counting.
The PWM period is determined by the following equation:
If an initial starting value other than
registers, use the ONE-SHOT mode equation to determine the first PWM timeout period.
If TPOL is set to 0, the ratio of the PWM output High time to the total period is determined
by:
If TPOL is set to 1, the ratio of the PWM output High time to the total period is determined
by:
CAPTURE Modes
There are three CAPTURE modes which provide slightly different methods for recording
the time or time interval between timer input events. These modes are CAPTURE mode,
CAPTURE RESTART mode, and CAPTURE COMPARE mode. In all the three modes,
when the appropriate timer input transition (capture event) occurs, the timer counter value
is captured and stored in the PWM high and low byte registers. The TPOL bit in the timer
control 1 register determines if the Capture occurs on a rising edge or a falling edge of the
timer input signal. The TICONFIG bit determines whether interrupts are generated on
capture events, reload events, or both. The INCAP bit in timer control 0 register clears to
indicate an interrupt caused by a reload event and sets to indicate the timer interrupt is
caused by an input capture event.
If the timer output alternate function is enabled, the timer output pin changes state (from
Low to High or High to Low) at timer Reload. The initial value is determined by the
TPOL bit.
PWM Period (s)
PWM Output High Time Ratio (%)
PWM Output High Time Ratio (%)
period). The Reload value must be greater than the PWM value.
the relevant interrupt registers.
=
--------------------------------------------------------------------------- -
System Clock Frequency (Hz)
Reload Value Prescale
P R E L I M I N A R Y
0001H
=
=
×
Reload Value PWM Value
----------------------------------------------------------------------- -
--------------------------------- -
Reload Value
PWM Value
is loaded into the timer high and low byte
Reload Value
×
100
Product Specification
ZNEO
×
100
Z16F Series
Timers
101

Related parts for z16f2811