z16f2811 ZiLOG Semiconductor, z16f2811 Datasheet - Page 201

no-image

z16f2811

Manufacturer Part Number
z16f2811
Description
High Performance Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
z16f2811AL20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
VISHAY
Quantity:
9 487
Part Number:
z16f2811AL20SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811AL20SG
Manufacturer:
ZILOG
Quantity:
20 000
Part Number:
z16f2811FI20AG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
z16f2811FI20SG
Manufacturer:
Zilog
Quantity:
155
PS022006-0207
DMA Interface
ESPI error interrupts occur if any of the
register are set. These bits are cleared by writing a 1 to the corresponding bit.
If the ESPI is disabled (
timeout. This timer function must be enabled by setting the
register. This timer interrupt does not set any of the bits of the ESPI Status register.
The assertion of the TDRE and RDRF signals generate transmit and receive DMA
requests (SPITxReq, SPIRxReq), allowing data movement to be handled by a DMA
controller rather than directly by software. The DMA acknowledges these requests
through the SPITxAck and SPIRxAck signals). Inputs allow the
Transmit Data Command register to be controlled by the DMA. The SPITxReqEOF and
SPIRxReqEOF outputs to the DMA provides an indication that SS has deasserted
(transaction complete).
If the software application is moving data in only one direction, the
set to 10 or 01, allowing a single DMA channel to control the ESPI data transfer. For a
master, the valid options are transmit only or transmit-receive. For a slave, all options are
valid. When a slave is operating in receive only mode, it will transmit characters of all 1s.
DMA Descriptors
For ESPI Transmit DMA descriptors, the 4-bit
Table 95
controls the ESPI SS output. The SSV bit in the descriptor is transferred to the SSV bit in
the ESPI Data Command register with the first byte of the buffer. If the EOF bit is set in
the DMA descriptor control word, the end of frame signal from the DMA (EOFSync) will
assert coincident with writing the last byte in the buffer to the ESPI Data register, setting
the TEOF bit of the ESPI Data Command register. Once this last byte has been transferred,
the Master’s SS output will deassert and the SSV and TEOF bits in the Data Command
register will be cleared. The
function.
For ESPI DMA descriptors, the 4-bit frame status field of the descriptor has the following
format.
format. The SSV bit in the Master’s transmit buffer descriptor
Table 95. ESPI Tx DMA Descriptor Command Field
Table 96. ESPI Tx DMA Descriptor Status field
Reserved
0
ESPIEN1,0 = 00
Reserved
P R E L I M I N A R Y
CMDSTAT
0
field in ESPI Receive DMA Descriptors has no
Reserved
TUND
COL
), an ESPI interrupt is generated by a BRG
,
COL
CMDSTAT
,
ABT
Enhanced Serial Peripheral Interface
TUND
SSV
, and
field of the descriptor is in
BRGCTL
ROVR
Product Specification
SSV
ZNEO
bits in the ESPI Status
ESPIEN1,0
bit in the
and
CMDSTAT
TEOF
Z16F Series
ESPICTL
bits of the
bits are
field
187

Related parts for z16f2811