peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 213

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Line Interface Mode 0 (Read/Write)
Value after RESET: 00
XFB…
XDOS…
SCL1…0…
EQON…
ELOS
Data Sheet
LIM0
XFB
7
Transmit Full Bauded Mode
Only applicable for dual rail mode (bit LIM1.DRS = 1).
0…Output signals XDOP/XDON are half bauded (normal operation).
1…Output signals XDOP/XDON are full bauded.
Note: If CMI coding is selected (FMR0.XC1/0=01) this bit has to be
Only applicable for dual rail mode (bit LIM1.DRS = 1)
0…
1…
Note: If CMI coding is selected (FMR0.XC1/0=01) this bit has to be
Select Clock Output
00… Output frequency at pin CLKX: 2048 kHz active high
01… Output frequency at pin CLKX: 2048 kHz active low
10… Output frequency at pin CLKX: 4096 kHz active high
11… Output frequency at pin CLKX: 4096 kHz active low
Receive Equalizer On
0…
1…
0…
1…
Transmit Data Out Sense
Enable Loss of Signal
XDOS
H
Output signals XDOP/XDON are active low. Output XOID is
active high (normal operation).
Output signals XDOP/XDON are active high. Output XOID is
active low.
-10 dB Receiver: short haul mode
-43 dB Receiver, long haul mode
Normal operation. The extracted receive clock is output via
pin RCLK.
In case of loss of signal (FRS0.LOS = 1) the RCLK is set high.
If FRS0.LOS = 0 the received clock is output via RCLK.
cleared.
cleared.
SCL1
SCL0
213
EQON
ELOS
LL
FALC-LH V1.3
MAS
E1 Registers
0
PEB 2255
2000-07
(34)

Related parts for peb2255