peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 312

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Framer Receive Status Register 1 (Read)
EXZD…
PDEN…
LLBDD…
LLBAD…
Data Sheet
FRS1
EXZD
7
Excessive Zeros Detected
Significant
(FMR2.EXZE=1).
Set after detecting of more than 7 (B8ZS code) or more than 15 (AMI
code) contiguous zeros in the received bit stream. This bit is cleared
when read.
The pulse density of the received data stream is below the
requirement defined by ANSI T1. 403 or more than 15 consecutive
zeros are detected. With the violation of the pulse density this bit is
set and remains active until the pulse density requirement is fulfilled
for 23 consecutive ’1’ pulses.
Additionally an interrupt status ISR0.PDEN is generated with the
rising edge of PDEN.
This bit is set in case the LLB deactivate signal is detected and then
received over a period of more than 33,16 ms with a bit error rate less
than 1/100. The bit remains set as long as the bit error rate does not
exceed 1/100.
If framing is aligned, the first bit position of any frame is not taken into
account for the error rate calculation.
Any change of this bit causes a LLBSC interrupt.
Depending on bit LCR1.EPRM the source of this status bit changed.
LCR1.EPRM=0: This bit is set in case the LLB activate signal is
detected and then received over a period of more than 33,16 ms with
a bit error rate less than 1/100. The bit remains set as long as the bit
error rate does not exceed 1/100.
If framing is aligned, the first bit position of any frame is not taken into
account for the error rate calculation.
Any change of this bit causes a LLBSC interrupt.
Pulse Density Violation Detected
Line Loop Back Deactivation Signal Detected
Line Loopback Activation Signal Detected/PRBS Status
PDEN
only
LLBDD
if
312
excessive
LLBAD
zeros
detection
XLS
FALC-LH V1.3
T1/J1 Registers
XLO
0
is
PEB 2255
enabled
2000-07
(4D)

Related parts for peb2255