peb2255 Infineon Technologies Corporation, peb2255 Datasheet - Page 232

no-image

peb2255

Manufacturer Part Number
peb2255
Description
E1/t1/j1 Framer And Line Interface Component For Long And Short Haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22554H/T
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22554H/T
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
peb22554HT
Manufacturer:
INFINEON
Quantity:
325
Part Number:
peb22554HT V1.3
Quantity:
1 078
Part Number:
peb22554HT V1.3
Manufacturer:
Infineon
Quantity:
490
Part Number:
peb22554HT2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554HTV1.3
Manufacturer:
INFIEON
Quantity:
20 000
Part Number:
peb22554HTV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb22554V1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2255H
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
AIS…
LFA…
Data Sheet
Alarm Indication Signal
The function of this bit is determined by FMR0.ALM.
FMR0.ALM = 0:
FMR0.ALM = 1:
The bit is also set during alarm simulation and reset if FMR0.SIM is
cleared and no alarm condition exists.
With the rising edge of this bit an interrupt status bit (ISR2.AIS) is set.
Loss of Frame Alignment
This bit is set after detecting 3 or 4 consecutive incorrect FAS words
or 3 or 4 consecutive incorrect service words (can be disabled). With
the rising edge of this bit an interrupt status bit (ISR2.LFA) is set. The
specification of the loss of sync conditions is done via bits RC1.SWD
and RC1.ASY4. After loss of synchronization, the frame aligner
resynchronizes automatically.
The following conditions have to be detected to regain synchronous
state:
– The presence of the correct FAS word in frame n.
– The presence of the correct service word (bit 2 = 1) in frame n + 1.
– For a second time the presence of a correct FAS word in frame
The bit is cleared when synchronization has been regained (directly
after the second correct FAS word of the procedure described above
has been received).
If the CRC-multiframe structure is enabled by setting bit FMR2.RFS1,
multiframe alignment is assumed to be lost if pulse-frame
synchronization has been lost. The resynchronization procedure for
multiframe alignment starts after the bit FRS0.LFA has been cleared.
n + 2.
This bit is set when the incoming signal has two or
This bit is set when two or less zeros in the
received bit stream are detected in a time interval
of 250 s and the FALC
state (FRS0.LFA = 1). The bit is reset when no
alarm condition is detected (according to ETSI
standard).
less Zeros in each of two consecutive double
frame period (512 bits). This bit is cleared when
each of two consecutive doubleframe periods
contain three or more zeros or when the frame
alignment signal FAS has been found. (according
to ITU-T G.775 standard)
232
®
-LH is in asynchronous
FALC-LH V1.3
E1 Registers
PEB 2255
2000-07

Related parts for peb2255