EP1C4 ALTERA [Altera Corporation], EP1C4 Datasheet - Page 39

no-image

EP1C4

Manufacturer Part Number
EP1C4
Description
Cyclone FPGA Family Data Sheet
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C4740028
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324
Manufacturer:
ALTERA
Quantity:
30
Part Number:
EP1C4F3246N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1C4F3246N
Manufacturer:
HARRIS
Quantity:
5 510
Part Number:
EP1C4F324B L
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324C6
Manufacturer:
ALTERA
Quantity:
3
Part Number:
EP1C4F324C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C4F324C6
Manufacturer:
ALTERA
0
Part Number:
EP1C4F324C6
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1C4F324C6N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EP1C4F324C6N
Manufacturer:
ALTERA
Quantity:
250
Figure 2–25. Cyclone PLL
Notes to
(1)
(2)
(3)
Altera Corporation
January 2007
LVDSCLK1p (2)
LVDSCLK1n (2)
The EP1C3 device in the 100-pin TQFP package does not support external outputs or LVDS inputs. The EP1C6
device in the 144-pin TQFP package does not support external output from PLL2.
LVDS input is supported via the secondary function of the dedicated clock pins. For PLL 1, the CLK0 pin’s secondary
function is LVDSCLK1p and the CLK1 pin’s secondary function is LVDSCLK1n. For PLL 2, the CLK2 pin’s secondary
function is LVDSCLK2p and the CLK3 pin’s secondary function is LVDSCLK2n.
PFD: phase frequency detector.
CLK0 or
CLK1 or
Figure
2–25:
Table 2–6
a Cyclone PLL.
Note (1)
Notes to
(1)
(2)
(3)
(4)
Clock multiplication and division
Phase shift
Programmable duty cycle
Number of internal clock outputs
Number of external clock outputs
Table 2–6. Cyclone PLL Features
÷n
For degree increments, Cyclone devices can shift all output frequencies in
The m counter ranges from 2 to 32. The n counter and the post-scale counters
range from 1 to 32.
The smallest phase shift is determined by the voltage-controlled oscillator (VCO)
period divided by 8.
increments of 45°. Smaller degree increments are possible depending on the
frequency and divide parameters.
The EP1C3 device in the 100-pin TQFP package does not support external clock
output. The EP1C6 device in the 144-pin TQFP package does not support external
clock output from PLL2.
Δt
Table
shows the PLL features in Cyclone devices.
PFD (3)
2–6:
Feature
Δt
Charge
Pump
÷m
Global Clock Network & Phase-Locked Loops
Loop
Filter
m/(n × post-scale counter)
Down to 125-ps increments (2),
Yes
2
One differential or one single-ended
VCO
Selectable at Each PLL
VCO Phase Selection
Output Port
PLL Support
Figure 2–25
Post-Scale
Counters
÷g0
÷g1
÷e
(1)
Preliminary
Global clock
Global clock
I/O buffer
(3)
shows
2–33
(4)

Related parts for EP1C4