MC68000 MOTOROLA [Motorola, Inc], MC68000 Datasheet - Page 109

no-image

MC68000

Manufacturer Part Number
MC68000
Description
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68000-10/BZAJC
Manufacturer:
MOT
Quantity:
26
Part Number:
MC68000-8BXAJ
Manufacturer:
MOT
Quantity:
9
Part Number:
MC680008FN8
Manufacturer:
FREESCALE
Quantity:
8 831
Part Number:
MC680008L8
Manufacturer:
AMD
Quantity:
42
Part Number:
MC68000FN10
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68000FN10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68000FN12
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68000L8
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68000P10
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC68000P10
Manufacturer:
MOT
Quantity:
20 000
When an external master desires to gain ownership, the standard M68000 bus arbitration
protocol should be used:
This protocol is also followed by the on-chip bus masters (IDMA, SDMA, and DRAM refresh)
except that they request the bus internally from the on-chip bus arbiter.
In the disable CPU mode, the IMP makes requests for the bus rather than granting the bus.
In such a system, the IMP functions as an external master, and the external processor (e.g.,
an MC68030) need not assert BGACK as it accesses the IMP's on-chip RAM and registers.
3.8.6 Hardware Watchdog
The hardware watchdog logic is used to assert BERR and set HWT when a bus cycle is not
terminated by DTACK and after a programmable number of clock cycles has elapsed. The
hardware watchdog logic has a 10-bit downcounter and a 4-bit prescaler. When enabled,
the watchdog timer commences counting clock cycles as AS is asserted (for internal or ex-
ternal bus masters). The count is terminated normally by the negation of AS; however, if the
count reaches zero before AS is negated, BERR will be asserted until AS is negated. The
hardware watchdog will operate with internal as well as external bus masters.
The hardware watchdog logic uses four bits in the SCR.
HWDEN—Hardware Watchdog Enable
MOTOROLA
1. Issue BR (to the IMP on-chip bus arbiter).
2. Wait for BG (from the IMP on-chip bus arbiter).
3. When BG is asserted, wait for the negation of both AS and BGACK.
4. Assert BGACK and begin external master bus cycles.
5. Negate BR (to the IMP on-chip bus arbiter), causing BG to be negated
6. Negate BGACK after the external master bus cycles have completed.
After system reset, this bit defaults to one to enable the hardware watchdog.
0 = The hardware watchdog is disabled.
1 = The hardware watchdog is enabled.
by the IMP on-chip bus arbiter.
When the IMP's BUSW pin is low causing the M68000 core to
operate as an MC68008, the BGACK signal should still be used
in bus arbitration control. On the original MC68008, the BGACK
signal was not available externally, and therefore could not be
used.
MC68302 USER’S MANUAL
NOTE
System Integration Block (SIB)
3-59

Related parts for MC68000