LAN9211_0711 SMSC [SMSC Corporation], LAN9211_0711 Datasheet - Page 83

no-image

LAN9211_0711

Manufacturer Part Number
LAN9211_0711
Description
High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX
Manufacturer
SMSC [SMSC Corporation]
Datasheet
High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX
Datasheet
SMSC
BITS
2-0
12
10
11
9
8
7
6
5
4
3
LAN9211
Reserved
TX Data FIFO Underrun Interrupt (TDFU). Generated when the TX data
FIFO underruns.
TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data
FIFO is full, and another write is attempted.
TX Data FIFO Available Interrupt (TDFA). Generated when the TX data
FIFO available space is greater than the programmed level.
TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status
FIFO is full.
TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status
FIFO reaches the programmed level.
RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued
whenever a receive frame is dropped.
RX Data FIFO Level Interrupt (RDFL). Generated when the RX FIFO
reaches the programmed level.
RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status
FIFO is full.
RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status
FIFO reaches the programmed level.
GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s.
These interrupts are configured through the GPIO_CFG register.
DESCRIPTION
DATASHEET
83
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
TYPE
RO
Revision 1.93 (11-27-07)
DEFAULT
000
0
0
0
0
0
0
0
0
0
-

Related parts for LAN9211_0711