HD6412350 Hitachi, HD6412350 Datasheet - Page 166

no-image

HD6412350

Manufacturer Part Number
HD6412350
Description
(HD6412350 / HD6432351) 16-BIT MICROCONTROLLER
Manufacturer
Hitachi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412350F10
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350F20
Manufacturer:
RENESAS
Quantity:
648
Part Number:
HD6412350F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20
Manufacturer:
ST
0
Part Number:
HD6412350F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS
Quantity:
586
Part Number:
HD6412350F20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412350TE20
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412350TE20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412350TE20IV
Manufacturer:
DALLAS
Quantity:
2 874
6.3.6
The H8S/2350 Series can output chip select signals (CS0 to CS7) to areas 0 to 7, the signal being
driven low when the corresponding external space area is accessed. In normal mode, only the CS0
signal can be output.
Figure 6-3 shows an example of CSn (n = 0 to 7) output timing.
Enabling or disabling of the CSn signal is performed by setting the data direction register (DDR)
for the port corresponding to the particular CSn pin.
In ROM-disabled expansion mode, the CS0 pin is placed in the output state after a power-on reset.
Pins CS1 to CS7 are placed in the input state after a power-on reset, and so the corresponding
DDR should be set to 1 when outputting signals CS1 to CS7.
In the H8S/2351’s ROM-enabled expansion mode, pins CS0 to CS7 are all placed in the input
state after a power-on reset, and so the corresponding DDR bits should be set to 1 when outputting
signals CS0 to CS7.
For details, see section 9, I/O Ports.
When areas 2 to 5 are designated as DRAM space, outputs CS2 to CS5 are used as RAS signals.
146
Chip Select Signals
Address bus
ø
CSn
Figure 6-3 CSn Signal Output Timing (n = 0 to 7)
T
1
Area n external address
Bus cycle
T
2
T
3

Related parts for HD6412350