HD6432646 Hitachi, HD6432646 Datasheet - Page 316

• Manufacturer Part Number: HD6432646
• Description: (HD64F264x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

9.13.2
Table 9-28 shows the port F register configuration.
Table 9-28 Port F Registers
Name
Port F data direction register
Port F data register
Port F register
Notes: *1 Lower 16 bits of the address.
Port F Data Direction Register (PFDDR)
Modes 4 to 6
Mode 7
PFDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.
PFDDR is initialized by a reset, and in hardware standby mode, to H'80 in modes 4 to 6, and to
H'00 in mode 7. It retains its prior state in software standby mode. The OPE bit in SBYCR is used
to select whether the bus control output pins retain their output state or become high-impedance
when a transition is made to software standby mode.
PFDDR bit 1 is reserved.
282
Bit
Initial value :
R/W
Initial value :
R/W
*2 Initial value depends on the mode.
Register Configuration
:
:
:
PF7DDR PF6DDR PF5DDR PF4DDR PF3DDR PF2DDR
W
W
7
1
0
W
W
6
0
0
Abbreviation R/W
PFDDR
PFDR
PORTF
W
W
5
0
0
W
R/W
R
W
W
4
0
0
Initial Value
H'80/H'00
H'00
Undefined
W
W
3
0
0
*2
W
W
2
0
0
undefined
undefined
Address
H'FE3E
H'FF0E
H'FFBE
—
—
—
1
PF0DDR
*1
W
W
0
0
0