HD6432646 Hitachi, HD6432646 Datasheet - Page 523

• Manufacturer Part Number: HD6432646
• Description: (HD64F264x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The
TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a
TXI interrupt are requested simultaneously, the TXI interrupt may have priority for acceptance,
with the result that the TDRE and TEND flags are cleared. Note that the TEI interrupt will not be
accepted in this case.
13.5
The following points should be noted when using the SCI.
Relation between Writes to TDR and the TDRE Flag
The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from
TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.
Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is
written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has
not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1
before writing transmit data to TDR.
Operation when Multiple Receive Errors Occur Simultaneously
If a number of receive errors occur at the same time, the state of the status flags in SSR is as
shown in table 13-13. If there is an overrun error, data is not transferred from RSR to RDR, and
the receive data is lost.
Table 13-13 State of SSR Status Flags and Transfer of Receive Data
RDRF
1
0
0
1
1
0
1
Legend
X:
:
Receive data is transferred from RSR to RDR.
Receive data is not transferred from RSR to RDR.
SSR Status Flags
ORER
1
0
0
1
1
0
1
Usage Notes
FER
0
1
0
1
0
1
1
PER
0
0
1
0
1
1
1
Receive Data Transfer
RSR to RDR
X
X
X
X
Receive Error Status
Overrun error
Framing error
Parity error
Overrun error + framing error
Overrun error + parity error
Framing error + parity error
Overrun error + framing error +
parity error
489