LE80538NE0361MES L9LF Intel, LE80538NE0361MES L9LF Datasheet - Page 61

• Manufacturer Part Number: LE80538NE0361MES L9LF
• Description: MPU 400 RISC 32-Bit 65nm 1.86GHz 479-Pin BGA
• Manufacturer: Intel

7.
7.1
7.1.1
7.1.2
7.1.3
7.2
283654-003
Processor Initialization and
Configuration
Description
The mobile Intel Celeron processor has some configuration options that are determined by
hardware and some that are determined by software. The processor samples its hardware
configuration at reset on the active-to-inactive transition of RESET#. Most of the configuration
options for the mobile Intel Celeron processor are identical to those of the Pentium II processor.
The Pentium
configuration options for the mobile Intel Celeron processor are described in the remainder of this
section.
Quick Start Enable
The processor normally enters the Stop Grant state when the STPCLK# signal is asserted but it
will enter the Quick Start state instead if A15# is sampled active on the RESET# signal’s active-
to-inactive transition. The Quick Start state supports snoops from the bus priority device like the
Stop Grant state but it does not support symmetric master snoops nor is the latching of interrupts
supported. A “1” in bit position 5 of the Power-on Configuration register indicates that the Quick
Start state has been enabled.
System Bus Frequency
The current generation mobile Intel Celeron processor will only function with a system bus
frequency of 100 MHz. Bit positions 18 to 19 of the Power-on Configuration register indicates at
which speed a processor will run. A “00” in bits [19:18] indicates a 66-MHz bus frequency, a “10”
indicates a 100-MHz bus frequency, and a “01” indicates a 133-MHz bus frequency.
APIC Enable
If the PICD0 signal is sampled low on the active-to-inactive transition of the RESET# signal then
the PICCLK signal can be tied to V
and PICCLK must be supplied. Driving PICD0 low at reset also has the effect of clearing the
APIC Global Enable bit in the APIC Base MSR. This bit is normally set when the processor is
reset, but when it is cleared the APIC is completely disabled until the next reset.
Clock Frequencies and Ratios
The mobile Intel Celeron processor uses a clock design in which the bus clock is multiplied by a
ratio to produce the processor’s internal (or “core”) clock. Unlike some of the mobile Pentium II
processor, the ratio used is programmed into the processor during manufacturing. The bus ratio
programmed into the processor is visible in bit positions 22 to 25, and 27 of the Power-on
®
Mobile Intel
II Processor Developer’s Manual describes these configuration options. New
®
Celeron
Datasheet
SS
®
. Otherwise the PICD[1:0] signals must be pulled up to V
Processor (0.18µ) in BGA2 and Micro-PGA2 Packages
CCT
61