W25Q32BVSSIG Winbond Electronics, W25Q32BVSSIG Datasheet - Page 41

• Manufacturer Part Number: W25Q32BVSSIG
• Description: IC SPI FLASH 32MBIT 8SOIC
• Manufacturer: Winbond Electronics

Specifications of W25Q32BVSSIG

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 32M (4M x 8)
• Speed: 104MHz
• Interface: SPI Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7.2.21 Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device
will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by
driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0) and
at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction
while data is being sent to the device. The Page Program instruction sequence is shown in Figure 19.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits)
should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining
page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a
partial page) can be programmed without having any effect on other bytes within the same page. One
condition to perform a partial page program is that the number of clocks can not exceed the remaining
page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the
page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte
has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven
high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register
is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by
the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.
CLK
(IO
CLK
(IO
/CS
/CS
DI
DI
0
0
)
)
Mode 3
Mode 0
0
39
*
= MSB
*
7
40
6
41
0
5
42
Data Byte 2
1
4
43
Instruction (02h)
2
3
44
3
2
45
Figure 19. Page Program Instruction Sequence Diagram
4
1
46
5
0
47
6
*
7
48
7
6
23
49
*
8
5
22
50
Data Byte 3
9
4
21
51
- 41 -
10
24-Bit Address
3
52
2
53
3
28
1
54
2
29
0
55
1
30
0
31
Publication Release Date: April 01, 2011
*
7
*
7
32
6
6
33
5
Data Byte 256
5
34
Data Byte 1
4
4
35
3
3
36
W25Q32BV
2
2
37
1
1
38
0
0
39
Revision F
Mode 3
Mode 0