EPC8QI100 Altera, EPC8QI100 Datasheet - Page 21

• Manufacturer Part Number: EPC8QI100
• Description: IC CONFIG DEVICE 8MBIT 100-PQFP
• Manufacturer: Altera
• Series: EPCr

Specifications of EPC8QI100

• Programmable Type: In System Programmable
• Memory Size: 8Mb
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-MQFP, 100-PQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 544-1239

Chapter 1: Enhanced Configuration Devices (EPC4, EPC8, and EPC16) Data Sheet
Pin Description
Pin Description
Table 1–8. Configuration Interface Pins (Part 1 of 2)
© December 2009 Altera Corporation
DATA[7..0]
DCLK
Pin Name
f
1
An initiate configuration (nINIT_CONF) JTAG instruction can be added to your
programming file in the Quartus II software by enabling the Initiate configuration
after programming option in the Programmer options window (Options menu).
Programming via External Flash Interface
This method allows parallel programming of the flash memory (using the 16-bit data
bus). An external processor or FPGA acts as the flash controller and has access to
programming data (via a communication link such as UART, Ethernet, and PCI). In
addition to the program, erase, and verify operations, the external flash interface
supports block/sector protection instructions.
For information about protection commands, areas, and lock bits, refer to the
appropriate flash data sheets.
■
■
■
External flash interface programming is only allowed when the configuration
controller has relinquished flash access (by tri-stating its internal interface). If the
controller has not relinquished flash access (during configuration or JTAG-based ISP),
you must hold the controller in reset before initiating external programming. The
controller can be reset by holding the FPGA nCONFIG line at a logic low level. This
keeps the controller in reset by holding the nSTATUS-OE line low, allowing external
flash access.
If initial programming of the enhanced configuration device is done in-system via the
external flash interface, the controller must be kept in reset by driving the FPGA
nCONFIG line low to prevent contention on the flash interface.
Table 1–8
tables include configuration interface pins, external flash interface pins, JTAG
interface pins, and other pins.
Pin Type
Output
Output
For Micron flash-based EPC4, refer to the Micron Flash Memory MT28F400B3 Data
Sheet at www.micron.com.
For Sharp flash-based EPC16, refer to the Sharp LHF16J06 Data Sheet Flash Memory
Used in EPC16 Devices at www.sharpsma.com.
For the Intel Advanced Boot Block Flash Memory (B3) 28F008/800B3, 28F016/160B3,
28F320B3, 28F640B3 Datasheet, visit www.intel.com.
through
Configuration data output bus. DATA changes on each falling edge of DCLK.
DATA is latched into the FPGA on the rising edge of DCLK.
The DCLK output pin from the enhanced configuration device serves as the FPGA
configuration clock. DATA is latched by the FPGA on the rising edge of DCLK.
Table 1–10
describe the enhanced configuration device pins. These
Description
Configuration Handbook (Complete Two-Volume Set)
1–21