SE98ATP,547 NXP Semiconductors, SE98ATP,547 Datasheet - Page 19

• Manufacturer Part Number: SE98ATP,547
• Description: IC TEMP SENSOR DDR 8-HWSON
• Manufacturer: NXP Semiconductors

Specifications of SE98ATP,547

• Function: Temp Monitoring System (Sensor)
• Topology: ADC (Sigma Delta), Register Bank
• Sensor Type: Internal
• Sensing Temperature: -40°C ~ 125°C
• Output Type: I²C™/SMBus™
• Output Alarm: Yes
• Output Fan: Yes
• Voltage - Supply: 1.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 8-WSON (Exposed Pad), 8-HWSON
• Temperature Threshold: Programmable
• Full Temp Accuracy: +/- 1 C
• Digital Output - Bus Interface: 2-Wire, SMBus, I2C
• Digital Output - Number Of Bits: 11
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 1.7 V
• Description/function: DDR Memory Module Temperature Sensor
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Supply Current: 250 uA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-4731-2; SE98ATP,147

NXP Semiconductors
SE98A_4
Product data sheet
Table 9.
Bit
7
6
5
4
3
2
Symbol
CTLB
AWLB
CEVNT
ESTAT
EOCTL
CVO
Configuration register (address 01h) bit description
Description
Critical Trip Lock bit.
This bit is initially cleared. When set, this bit will return a 1, and remains locked
until cleared by internal Power-on reset. This bit can be written with a single
write and do not require double writes.
Alarm Window Lock bit.
This bit is initially cleared. When set, this bit will return a 1 and remains locked
until cleared by internal power-on reset. This bit can be written with a single
write and does not require double writes.
Clear EVENT (write only).
When read, this register always returns zero.
EVENT Status (read only).
The actual event causing the EVENT can be determined from the Read
Temperature register. Interrupt Events can be cleared by writing to the
‘Clear EVENT’ bit (CEVNT). Writing to this bit will have no effect.
EVENT Output Control.
When either of the Critical Trip or Alarm Window lock bits is set, this bit cannot
be altered until unlocked.
Critical Event Only.
When the Critical Trip or Alarm Window lock bit is set, this bit cannot be
altered until unlocked.
•
0 — Critical Alarm Trip register is not locked and can be altered (default).
1 — Critical Alarm Trip register settings cannot be altered.
0 — Upper and Lower Alarm Trip registers are not locked and can be
altered (default).
1 — Upper and Lower Alarm Trip registers setting cannot be altered.
0 — No effect (default).
1 — Clears active EVENT in Interrupt mode. Writing to this register has no
effect in Comparator mode.
0 — EVENT output condition is not being asserted by this device (default).
1 — EVENT output pin is being asserted by this device due to Alarm
Window or Critical Trip condition.
0 — EVENT output disabled (default).
1 — EVENT output enabled.
0 — EVENT output on Alarm or Critical temperature event (default)
1 — EVENT only if temperature is above the value in the critical
temperature register
Rev. 04 — 25 November 2009
Advisory note:
– JEDEC specification requires only the Alarm Window lock bit to be set.
– Work-around: Clear both Critical Trip and Alarm Window lock bits.
– Future 1.7 V to 3.6 V SE98B will require only the Alarm Window lock
bit to be set.
DDR memory module temp sensor, 1.7 V to 3.6 V
…continued
© NXP B.V. 2009. All rights reserved.
SE98A
19 of 43