EVAL-ADUC832QSZ Analog Devices Inc, EVAL-ADUC832QSZ Datasheet - Page 17

KIT DEV FOR ADUC832 QUICK START

EVAL-ADUC832QSZ

Manufacturer Part Number
EVAL-ADUC832QSZ
Description
KIT DEV FOR ADUC832 QUICK START
Manufacturer
Analog Devices Inc
Series
QuickStart™ Kitr
Type
MCUr
Datasheets

Specifications of EVAL-ADUC832QSZ

Contents
Evaluation Board, Cable, Power Supply, Software and Documentation
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
ADuC832
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
EVAL-ADUC832QS
EVAL-ADUC832QS
Table 9. SPI Master Mode Timing (CPHA = 0)
Parameter
t
t
t
t
t
t
t
t
t
t
1
2
SL
SH
DAV
DOSU
DSU
DHD
DF
DR
SR
SF
See Figure 11.
Characterized under the following conditions:
a. Core clock divider bits (CD2, CD1, and CD0 bits in PLLCON SFR) set to 0, 1, and 1, respectively, that is, core clock frequency = 2.09 MHz
b. SPI bit rate selection bits (SPR1 and SPR0 bits in SPICON SFR) set to 0 and 0, respectively.
1
SCLOCK (O)
SCLOCK (O)
(CPOL = 0)
(CPOL = 1)
MISO (O)
MOSI (I)
SCLOCK low pulse width
SCLOCK high pulse width
Data output valid after SCLOCK edge
Data output setup before SCLOCK edge
Data input setup time before SCLOCK edge
Data input hold time after SCLOCK edge
Data output fall time
Data output rise time
SCLOCK rise time
SCLOCK fall time
Description
t
DOSU
t
DSU
MSB IN
t
MSB
DHD
t
SH
2
2
Figure 11. SPI Master Mode Timing (CPHA = 0)
t
DF
t
DAV
t
SL
Rev. A | Page 17 of 92
t
DR
BIT 6 TO 1
BIT 6 TO 1
LSB IN
t
SR
LSB
Min
100
100
t
SF
Typ
476
476
10
10
10
10
Max
50
150
25
25
25
25
ADuC832
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EVAL-ADUC832QSZ