EVAL-ADUC832QSZ Analog Devices Inc, EVAL-ADUC832QSZ Datasheet - Page 8
![KIT DEV FOR ADUC832 QUICK START](/photos/9/24/92469/eval-aduc832qs_sml.jpg)
EVAL-ADUC832QSZ
Manufacturer Part Number
EVAL-ADUC832QSZ
Description
KIT DEV FOR ADUC832 QUICK START
Manufacturer
Analog Devices Inc
Series
QuickStart™ Kitr
Type
MCUr
Specifications of EVAL-ADUC832QSZ
Contents
Evaluation Board, Cable, Power Supply, Software and Documentation
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
ADuC832
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
EVAL-ADUC832QS
EVAL-ADUC832QS
EVAL-ADUC832QS
ADuC832
Parameter
SCLOCK and RESET ONLY
CRYSTAL OSCILLATOR
MCU CLOCK RATE
DIGITAL OUTPUTS
START-UP TIME
POWER REQUIREMENTS
(Schmitt-Triggered Inputs)
Logic Inputs, XTAL1 Only
Output High Voltage (V
Output Low Voltage (V
At Power-On
From Idle Mode
From Power-Down Mode
Power Supply Voltages
Power Supply Currents Normal Mode
Power Supply Currents Idle Mode
V
V
V
V
V
XTAL1 Input Capacitance
XTAL2 Output Capacitance
ALE, Port 0 and Port 2
Port 3
SCLOCK/SDATA
Floating State Leakage Current
Floating State Output Capacitance
Wakeup with INT0 Interrupt
Wakeup with SPI/I
Wakeup with External Reset
After External Reset in Normal Mode
After WDT Reset in Normal Mode
AV
DV
AV
DV
AV
DV
AV
DV
AV
T+
T−
T+
INL
INH
DD
DD
DD
DD
DD
DD
DD
DD
DD
, Input Low Voltage
− V
, Input High Voltage
/DV
Current
Current
Current
Current
Current
Current
Current
Current
1
T−
DD
− AGND
4
4
2
C Interrupt
19 , 20
4
OL
OH
)
)
4
V
1.3
3.0
0.8
1.4
0.3
0.85
0.8
3.5
18
18
16.78
2.4
4.0
0.4
0.2
0.4
0.4
±10
±1
10
500
100
150
150
150
30
3
4.5
5.5
6
1.7
23
20
1.7
4
0.14
10
9
0.14
DD
Rev. A | Page 8 of 92
= 5 V
V
0.95
2.5
0.4
1.1
0.3
0.85
0.4
2.5
18
18
16.78
2.4
2.6
0.4
0.2
0.4
0.4
±10
±1
10
500
100
400
400
400
30
3
2.7
3.3
3
1.7
12
10
1.7
2
0.14
5
4
0.14
DD
= 3 V
Unit
V min
V max
V min
V max
V min
V max
V typ
V typ
pF typ
pF typ
MHz max
V min
V typ
V min
V typ
V max
V typ
V max
V max
μA max
μA typ
pF typ
ms typ
μs typ
μs typ
μs typ
μs typ
ms typ
ms typ
V min
V max
V min
V max
mA max
mA max
mA max
mA typ
mA max
mA typ
mA typ
mA max
mA typ
mA typ
Test Conditions/Comments
Programmable via PLLCON[2:0]
V
I
V
I
I
I
I
I
At any Core_CLK
Controlled via WDCON SFR
AV
AV
Core_CLK = 2.097 MHz
Core_CLK = 2.097 MHz
Core_CLK = 16.78 MHz
Core_CLK = 16.78 MHz
Core_CLK = 16.78 MHz
Core_CLK = 2.097 MHz
Core_CLK = 2.097 MHz
Core_CLK = 16.78 MHz
Core_CLK = 16.78 MHz
Core_CLK = 16.78 MHz
SOURCE
SOURCE
SINK
SINK
SINK
SINK
DD
DD
DD
DD
= 4.5 V to 5.5 V
= 2.7 V to 3.3 V
= 1.6 mA
= 1.6 mA
= 4 mA
= 8 mA, I
/DV
/DV
= 80 μA
= 20 μA
DD
DD
= 3 V nom
= 5 V nom
2
C enabled