EVAL-ADUC832QSZ Analog Devices Inc, EVAL-ADUC832QSZ Datasheet - Page 67
![KIT DEV FOR ADUC832 QUICK START](/photos/9/24/92469/eval-aduc832qs_sml.jpg)
EVAL-ADUC832QSZ
Manufacturer Part Number
EVAL-ADUC832QSZ
Description
KIT DEV FOR ADUC832 QUICK START
Manufacturer
Analog Devices Inc
Series
QuickStart™ Kitr
Type
MCUr
Specifications of EVAL-ADUC832QSZ
Contents
Evaluation Board, Cable, Power Supply, Software and Documentation
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
ADuC832
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant
Other names
EVAL-ADUC832QS
EVAL-ADUC832QS
EVAL-ADUC832QS
8052-COMPATIBLE ON-CHIP PERIPHERALS
This section gives a brief overview of the various secondary
peripheral circuits that are also available to the user on chip.
These remaining functions are mostly 8052 compatible (with a
few additional features) and are controlled via standard 8052 SFR
bit definitions.
PARALLEL I/O
The ADuC832 uses four input/output ports to exchange data
with external devices. In addition to performing general-purpose
I/O, some ports are capable of external memory operations
whereas others are multiplexed with alternate functions for the
peripheral features on the device. In general, when a peripheral
is enabled, that pin cannot be used as a general-purpose I/O pin.
PORT 0
Port 0 is an 8-bit, open-drain, bidirectional I/O port that is directly
controlled via the Port 0 SFR. Port 0 is also the multiplexed low
order address and data bus during accesses to external program
or data memory.
Figure 66 shows a typical bit latch and I/O buffer for a Port 0
port pin. The bit latch (one bit in the port’s SFR) is represented
as a Type D flip-flop, which clocks in a value from the internal
bus in response to a write-to-latch signal from the CPU. The Q
output of the flip-flop is placed on the internal bus in response
to a read latch signal from the CPU. The level of the port pin
itself is placed on the internal bus in response to a read pin
signal from the CPU. Some instructions that read a port activate
the read latch signal, and others activate the read pin signal. See
the Read-Modify-Write Instructions section for more details.
As shown in Figure 66, the output drivers of Port 0 pins are
switchable to an internal ADDR and ADDR/data bus by an
internal control signal for use in external memory accesses.
During external memory accesses, 1s are written to the P0 SFR
(that is, all of its bit latches become 1). When accessing external
memory, the control signal in Figure 66 goes high, enabling
push-pull operation of the output pin from the internal address
or data bus (ADDR/data line). Therefore, no external pull-ups
are required on Port 0 for it to access external memory.
In general-purpose I/O port mode, Port 0 pins that have 1s
written to them via the Port 0 SFR are configured as open drain
and therefore float. In this state, Port 0 pins can be used as high
impedance inputs. This is represented in Figure 66 by the
INTERNAL
TO LATCH
LATCH
WRITE
READ
READ
BUS
PIN
Figure 66. Port 0 Bit Latch and I/O Buffer
LATCH
CL
D
Q
Q
ADDR/DATA
CONTROL
DV
DD
P0.x
PIN
Rev. A | Page 67 of 92
NAND gate whose output remains high as long as the control
signal is low, thereby disabling the top FET. External pull-up
resistors are therefore required when Port 0 pins are used as
general-purpose outputs. Port 0 pins with 0s written to them drive
a logic low output voltage (V
PORT 1
Port 1 is also an 8-bit port directly controlled via the P1 SFR.
Port 1 digital output capability is not supported on this device.
Port 1 pins can be configured as digital inputs or analog inputs.
By (power-on) default, these pins are configured as analog
inputs, that is, 1 written in the corresponding Port 1 register bit.
To configure any of these pins as digital inputs, write a 0 to
these port bits to configure the corresponding pin as a high
impedance digital input.
These pins also have various secondary functions described in
Table 34.
Table 34. Port 1, Alternate Pin Functions
Pin
P1.0
P1.1
P1.5
PORT 2
Port 2 is a bidirectional port with internal pull-up resistors
directly controlled via the P2 SFR. Port 2 also emits the high
order address bytes during fetches from external program
memory and middle and high order address bytes during
accesses to the 24-bit external data memory space.
As shown in Figure 68, the output drivers of Port 2 are
switchable to an internal ADDR and ADDR/data bus by an
internal control signal for use in external memory accesses (as
for Port 0). In external memory addressing mode (control = 1), the
port pins feature push-pull operation controlled by the internal
address bus (ADDR line). However, unlike the P0 SFR during
external memory accesses, the P2 SFR remains unchanged.
In general-purpose I/O port mode, Port 2 pins that have 1s
written to them are pulled high by the internal pull-ups
(see Figure 69) and, in that state, can be used as inputs. As
inputs, Port 2 pins pulled externally low source current because
of the internal pull-up resistors. Port 2 pins with 0s written to
INTERNAL
TO LATCH
Alternate Function
T2 (Timer/Counter 2 external input) or ADC0 (single-
ended analog input)
T2EX (Timer/Counter 2 capture/reload trigger) or ADC1
SS (slave select for the SPI interface) or ADC5
LATCH
WRITE
READ
READ
BUS
PIN
Figure 67. Port 1 Bit Latch and I/O Buffer
TO ADC
LATCH
CL
D
OL
) and are capable of sinking 1.6 mA.
Q
Q
P1.x
PIN
ADuC832