HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 253

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
10.5.2
Below is an transfer example in which the transfer source is an external memory and the transfer
destination is an external device with DACK, using channel 1 of the DMAC which requires an
external request in single address mode.
Table 10.7 indicates the transfer conditions and the setting values of each of the registers.
Table 10.7 Transfer Conditions and Register Set Values for Transfer between External
Transfer Conditions
Transfer source: external RAM
Transfer destination: external device with DACK
Transfer count: 32 times
Transfer source address: decremented
Transfer destination address: (setting ineffective)
Transfer request source: external pin (DREQ1) edge
detection
Bus mode: burst
Transfer unit: word
No interrupt request generation at end of transfer
Channel priority ranking: 2 > 0 > 1 > 3
Example of DMA Transfer between External RAM and External Device with
DACK
RAM and External Device with DACK
10. Direct Memory Access Controller (DMAC)
Register
SAR_1
DAR_1
DMATCR_1
CHCR_1
DMAOR
Rev.4.00 Mar. 27, 2008 Page 207 of 882
Value
H'00400000
H'00000020
H'00002269
H'0201
(access by DACK)
REJ09B0108-0400

Related parts for HD64F7144F50V