HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 761

IC SUPERH MCU FLASH 256K 112QFP

HD64F7144F50V

Manufacturer Part Number
HD64F7144F50V
Description
IC SUPERH MCU FLASH 256K 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7144r
Datasheets

Specifications of HD64F7144F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
74
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
For Use With
HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
450
Part Number:
HD64F7144F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
110
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F7144F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7144F50V
Quantity:
6
23.5
23.5.1
The debugger's internal buffers and processing states are initialized in the following cases:
1. In a power-on reset
2. When AUDRST is driven low
3. When the AUDSRST bit in the SYSCR register is cleared to 0 (see section 24.2.2, System
4. When the MSTP3 bit in the MSTCR2 register is set to 1 (see section 24.2.3, Module Standby
23.5.2
The debugger is not initialized in software standby mode. However, since this LSI's internal
operation halts in software standby mode:
1. When AUDMD is high (RAM monitor mode), Ready is not returned (Not Ready continues to
2. When AUDMD is low (branch trace mode), operation stops. However, operation continues
23.5.3
Some debug tools have specification that the AUDCK signal is generated out of the CK signal.
Decide the pin function controller setting after reading the manual of the debug tool to be used.
Control Register (SYSCR))
Control Register 1 and 2 (MSTCR1 and MSTCR2))
be returned).
However, when operating on an external clock, the protocol continues.
when software standby is released.
Usage Notes
Initialization
Operation in Software Standby Mode
Setting the PA15/CK pin
Rev.4.00 Mar. 27, 2008 Page 715 of 882
23. Advanced User Debugger (AUD)
REJ09B0108-0400

Related parts for HD64F7144F50V