ATMEGA64M1-AU Atmel, ATMEGA64M1-AU Datasheet - Page 205

IC MCU AVR 64K FLASH 32TQFP

ATMEGA64M1-AU

Manufacturer Part Number
ATMEGA64M1-AU
Description
IC MCU AVR 64K FLASH 32TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA64M1-AU

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
CAN, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 11x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-TQFP, 32-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA64M1-AU
Manufacturer:
Atmel
Quantity:
10 000
20.4.6.4
20.4.7
20.4.7.1
20.4.7.2
20.4.7.3
8209D–AVR–11/10
UART Commands
Handling Data of LIN response
Data Handling
Rx Service
Tx Service
A FIFO data buffer is used for data of the LIN response. After setting all parameters in the LIN-
SEL register, repeated accesses to the LINDAT register perform data read or data write (c.f.
“Data Management” on page
Note that LRXDL[3..0] and LTXDL[3..0] are not linked to the data access.
Setting the LCMD[2] bit in LINENR register enables UART commands. Tx Byte and Rx Byte ser-
vices are independent as shown in
This combination of services is controlled by the LCMD[1..0] bits of LINENR register (c.f.
20-5 on page
The FIFO used for LIN communication is disabled during UART accesses. LRXDL[3..0] and
LTXDL[3..0] values of LINDLR register are then irrelevant. LINDAT register is then used as data
register and LINSEL register is not relevant.
Once this service is enabled, the user is warned of an in-coming character by the LRXOK flag of
LINSIR register. Reading LINDAT register automatically clears the flag and makes free the sec-
ond stage of the buffer. If the user considers that the in-coming character is irrelevant without
reading it, he directly can clear the flag (see specific flag management described in
20.6.2 on page
The intrinsic structure of the Rx service offers a 2-byte buffer. The fist one is used for serial to
parallel conversion, the second one receives the result of the conversion. This second buffer
byte is reached reading LINDAT register. If the 2-byte buffer is full, a new in-coming character
will overwrite the second one already recorded. An OVRERR error in LINERR register will then
accompany this character when read.
A FERR error in LINERR register will be set in case of framing error.
If this service is enabled, the user sends a character by writing in LINDAT register. Automatically
the LTXOK flag of LINSIR register is cleared. It will rise at the end of the serial transmission. If
no new character has to be sent, LTXOK flag can be cleared separately (see specific flag man-
agement described in
There is no transmit buffering.
No error is detected by this service.
• Byte Transfer: the UART is selected but both Rx and Tx services are disabled
• Rx Byte: only the Rx service is enable but Tx service is disabled
• Tx Byte: only the Tx service is enable but Rx service is disabled
• Full Duplex: the UART is selected and both Rx and Tx services are enabled
202).
217).
“LINSIR – LIN Status and Interrupt Register” on page
215).
Table 20-1 on page
ATmega16M1/32M1/64M1
203.
217).
Section
Figure
205

Related parts for ATMEGA64M1-AU