HD64F3067RF20 Renesas Electronics America, HD64F3067RF20 Datasheet - Page 161

IC H8 MCU FLASH 128K 100-QFP

HD64F3067RF20

Manufacturer Part Number
HD64F3067RF20
Description
IC H8 MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3067RF20

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
20 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3067RF20
Manufacturer:
HIT
Quantity:
610
Part Number:
HD64F3067RF20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3067RF20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F3067RF20V
Manufacturer:
RENESAS
Quantity:
1 000
Bit 0—Refresh Pin Enable (RFSHE): Enables or disables RFSH pin refresh signal output. If
areas 2 to 5 are not designated as DRAM space, this bit should not be set to 1.
Bit 0
RFSHE
0
1
6.2.8
DRCRB is an 8-bit readable/writable register that selects the number of address multiplex column
address bits for the DRAM interface, the column address strobe output pin, enabling or disabling
of refresh cycle insertion, the number of precharge cycles, enabling or disabling of wait state
insertion between RAS and CAS, and enabling or disabling of wait state insertion in refresh
cycles.
DRCRB is initialized to H'08 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
The settings in this register are invalid when bits DRAS2 to DRAS0 in DRCRA are all 0.
Bit
Initial value
Read/Write
DRAM Control Register B (DRCRB)
MXC1
R/W
7
0
Description
RFSH pin refresh signal output disabled
(RFSH pin can be used as input/output port)
RFSH pin refresh signal output enabled
MXC0
R/W
6
0
CSEL
R/W
5
0
RCYCE
R/W
4
0
Rev. 4.00 Jan 26, 2006 page 137 of 938
3
1
TPC
R/W
2
0
Section 6 Bus Controller
RCW
REJ09B0276-0400
R/W
1
0
(Initial value)
RLW
R/W
0
0

Related parts for HD64F3067RF20