HD64F3067RF20 Renesas Electronics America, HD64F3067RF20 Datasheet - Page 689

IC H8 MCU FLASH 128K 100-QFP

HD64F3067RF20

Manufacturer Part Number
HD64F3067RF20
Description
IC H8 MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3067RF20

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
20 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3067RF20
Manufacturer:
HIT
Quantity:
610
Part Number:
HD64F3067RF20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3067RF20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F3067RF20V
Manufacturer:
RENESAS
Quantity:
1 000
19.1
The H8/3067 Group has a built-in clock pulse generator (CPG) that generates the system clock ( )
and other internal clock signals ( /2 to /4096). After duty adjustment, a frequency divider divides
the clock frequency to generate the system clock ( ). The system clock is output at the pin *
furnished as a master clock to prescalers that supply clock signals to the on-chip supporting
modules. Frequency division ratios of 1/1, 1/2, 1/4, and 1/8 can be selected for the frequency
divider by settings in a division control register (DIVCR) *
reduced in almost direct proportion to the frequency division ratio.
Notes: 1. Usage of the pin differs depending on the chip operating mode and the PSTOP bit
2. The division ratio of the frequency divider can be changed dynamically during
Overview
setting in the module standby control register (MSTCR). For details, see section 20.7,
System Clock Output Disabling Function.
operation. The clock output at the pin also changes when the division ratio is
changed. The frequency output at the pin is shown below.
where, EXTAL: Frequency of crystal resonator or external clock signal
n:
= EXTAL
Section 19 Clock Pulse Generator
Frequency division ratio (n = 1/1, 1/2, 1/4, or 1/8)
n
Rev. 4.00 Jan 26, 2006 page 665 of 938
2
. Power consumption in the chip is
Section 19 Clock Pulse Generator
REJ09B0276-0400
1
and

Related parts for HD64F3067RF20