HD64F2638F20J Renesas Electronics America, HD64F2638F20J Datasheet - Page 171

IC H8S MCU FLASH 256K 128-QFP

HD64F2638F20J

Manufacturer Part Number
HD64F2638F20J
Description
IC H8S MCU FLASH 256K 128-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2638F20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
Motor Control PWM, POR, PWM, WDT
Number Of I /o
72
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
2.2.44 (1)
NEG (B)
NEG (NEGate)
Operation
0 – Rd
Rd
Assembly-Language Format
NEG.B Rd
Operand Size
Byte
Description
This instruction takes the two’s complement of the contents of an 8-bit register Rd (destination
operand) and stores the result in the 8-bit register Rd (subtracting the register contents from H'00).
If the original contents of Rd were H'80, however, the result remains H'80.
Available Registers
Rd: R0L to R7L, R0H to R7H
Operand Format and Number of States Required for Execution
Addressing
Mnemonic
Mode
Register direct
NEG.B
Notes
An overflow occurs if the original contents of Rd were H'80.
Condition Code
I
H: Set to 1 if there is a borrow at bit 3;
otherwise cleared to 0.
N: Set to 1 if the result is negative; otherwise
cleared to 0.
Z: Set to 1 if the result is zero; otherwise
cleared to 0.
V: Set to 1 if an overflow occurs; otherwise
cleared to 0.
C: Set to 1 if there is a borrow at bit 7;
otherwise cleared to 0.
Instruction Format
Operands
1st byte
2nd byte
Rd
1
7
8
Rev. 4.00 Feb 24, 2006 page 155 of 322
Section 2 Instruction Descriptions
Negate Binary Signed
UI H
U
N
Z
V
3rd byte
4th byte
rd
REJ09B0139-0400
C
No. of
States
1

Related parts for HD64F2638F20J