HD64F2638F20J Renesas Electronics America, HD64F2638F20J Datasheet - Page 247

IC H8S MCU FLASH 256K 128-QFP

HD64F2638F20J

Manufacturer Part Number
HD64F2638F20J
Description
IC H8S MCU FLASH 256K 128-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2638F20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
Motor Control PWM, POR, PWM, WDT
Number Of I /o
72
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
128-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!" string(70) "Class: /home/ecomp/master.elcodis.git/htdocs/inc/../Doc.php not found!"
2.2.64
STMAC (STore from MAC register)
Operation
MACH
or
MACL
Assembly-Language Format
STMAC MAC register, ERd
Operand Size
Longword
Description
This instruction moves the contents of a multiply-accumulate register (MACH or MACL) to a
general register. If the transfer is from MACH, the upper 22 bits transferred to the general register
are a sign extension.
This instruction is supported by the H8S/2600 CPU only.
Available Registers
ERd: ER0 to ER7
STMAC
ERd
ERd
Condition Code
H: Previous value remains unchanged.
N: Set to 1 if a MAC instruction resulted in a
Z: Set to 1 if a MAC instruction resulted in a
V: Set to 1 if a MAC instruction resulted in
C: Previous value remains unchanged.
Note: * Execution of this instruction copies the N, Z,
negative MAC register value; otherwise
cleared to 0.
zero MAC register value; otherwise
cleared to 0.
an overflow; otherwise cleared to 0.
Rev. 4.00 Feb 24, 2006 page 231 of 322
I
and V flag values from the multiplier to the
condition-code register (CCR). If the STMAC
instruction is executed after a CLRMAC or
LDMAC instruction with no intervening MAC
instruction, the V flag will be 0 and the N and Z
flags will have undetermined values.
UI H
Section 2 Instruction Descriptions
Store Data from MAC Register
U
N
*
REJ09B0139-0400
Z
*
V
*
C

Related parts for HD64F2638F20J