IC H8S MCU FLASH 256K 128-QFP

HD64F2638F20J

Manufacturer Part NumberHD64F2638F20J
DescriptionIC H8S MCU FLASH 256K 128-QFP
ManufacturerRenesas Electronics America
SeriesH8® H8S/2600
HD64F2638F20J datasheets
 

Specifications of HD64F2638F20J

Core ProcessorH8S/2600Core Size16-Bit
Speed20MHzConnectivityCAN, SCI, SmartCard
PeripheralsMotor Control PWM, POR, PWM, WDTNumber Of I /o72
Program Memory Size256KB (256K x 8)Program Memory TypeFLASH
Ram Size16K x 8Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 V
Data ConvertersA/D 12x10b; D/A 2x8bOscillator TypeInternal
Operating Temperature-40°C ~ 85°CPackage / Case128-QFP
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantEeprom Size-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
Page 66/341

Download datasheet (2Mb)Embed
PrevNext
Section 2 Instruction Descriptions
2.2.1 (3)
ADD (L)
ADD (ADD Binary)
Operation
ERd + (EAs)
ERd
Assembly-Language Format
ADD.L <EAs>, ERd
Operand Size
Longword
Description
This instruction adds the source operand to the contents of a 32-bit register ERd (destination
operand) and stores the result in the 32-bit register ERd.
Available Registers
ERd: ER0 to ER7
ERs: ER0 to ER7
Operand Format and Number of States Required for Execution
Addressing
Mnemonic
Operands
Mode
Immediate
ADD.L
#xx:32, ERd
Register direct
ADD.L
ERs, ERd
Notes
Rev. 4.00 Feb 24, 2006 page 50 of 322
REJ09B0139-0400
Condition Code
I
UI H
H: Set to 1 if there is a carry at bit 27;
otherwise cleared to 0.
N: Set to 1 if the result is negative; otherwise
cleared to 0.
Z: Set to 1 if the result is zero; otherwise
cleared to 0.
V: Set to 1 if an overflow occurs; otherwise
cleared to 0.
C: Set to 1 if there is a carry at bit 31;
otherwise cleared to 0.
Instruction Format
1st byte
2nd byte
3rd byte
4th byte
7
A
1
0 erd
0
A
1 ers 0 erd
Add Binary
U
N
Z
V
C
No. of
States
5th byte
6th byte
IMM
3
1