HD6417727F100C Renesas Electronics America, HD6417727F100C Datasheet - Page 331

• Manufacturer Part Number: HD6417727F100C
• Description: IC SUPERH MPU ROMLESS 240QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417727F100C

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: FIFO, SCI, SIO, SmartCard, USB
• Peripherals: DMA, LCD, POR, WDT
• Number Of I /o: 104
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.6 V ~ 2.05 V
• Data Converters: A/D 6x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 240-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

10.7.2
The watchdog timer control/status register (WTCSR) is an 8-bit read/write register composed of
bits to select the clock used for the count, bits to select the timer mode, and overflow flags. The
WTCSR differs from other registers in that it is more difficult to write to. See section 10.7.3,
Notes on Register Access, for details. Its address is H'FFFFFF86. The WTCSR register is
initialized to H'00 only by a power-on reset through the RESETP pin. When a WDT overflow
causes an internal reset, the WTCSR retains its value. When used to count the clock settling time
for canceling a standby, it retains its value after counter overflow. Use a word access to write to
the WTCSR counter, with H'A5 in the upper byte. Use a byte access to read WTCSR.
Bit 7—Timer Enable (TME): Starts and stops timer operation. Clear this bit to 0 when using the
WDT in standby mode or when changing the clock frequency.
Bit 7: TME
0
1
Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog timer or an
interval timer.
Bit 6: WT/IT
0
1
Note: If WT/IT is modified when the WDT is running, the up-count may not be performed correctly.
Bit 5—Reset Select (RSTS): Selects the type of reset when the WTCNT overflows in watchdog
timer mode. In interval timer mode, this setting is ignored.
Bit 5: RSTS
0
1
Initial value:
Watchdog Timer Control/Status Register (WTCSR)
R/W:
Bit:
Description
Timer disabled: Count-up stops and WTCNT value is retained
Timer enabled
Description
Use as interval timer
Use as watchdog timer
Description
Power-on reset
Manual reset
TME
R/W
7
0
WT/IT
R/W
6
0
RSTS
R/W
5
0
WOVF
R/W
4
0
Rev.6.00 Mar. 27, 2009 Page 273 of 1036
Section 10 On-Chip Oscillation Circuits
IOVF
R/W
3
0
CKS2
R/W
2
0
REJ09B0254-0600
CKS1
R/W
1
0
(Initial value)
(Initial value)
(Initial value)
CKS0
R/W
0
0