HD6417727F100C Renesas Electronics America, HD6417727F100C Datasheet - Page 781

IC SUPERH MPU ROMLESS 240QFP

HD6417727F100C

Manufacturer Part Number
HD6417727F100C
Description
IC SUPERH MPU ROMLESS 240QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F100C

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
100MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.6 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F100C
Manufacturer:
Renesas Electronics America
Quantity:
10 000
23.9.4
The EP0-related interrupt sources indicated by the interrupt source bits (bits 0 to 3) in IFR0 must
be assigned to the same interrupt signal with ISR0. The other interrupt sources have no limitations.
23.9.5
The endpoint 1 data register (EPDR1) cannot be cleared when DMA transfer for endpoint 1 is
enabled (EP1 DMAE in USBDMA = 1). Cancel DMA transfer before clearing the register.
23.9.6
Note the following when using the transfer request interrupt (TR interrupt) for IN transfer to EP0i,
EP2, or EP3.
The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token is sent
from the USB host. However, at the timing shown in figure 23.15, multiple TR interrupts occur
successively. Take appropriate measures against malfunction in such a case.
Note: This module determines whether to return NAK if the FIFO of the target EP has no data
CPU
Host
USB
when receiving the IN token, but the TR interrupt flag is set only after a NAK handshake
is sent. If the next IN token is sent before PKTE of TRG is written to, the TR interrupt flag
is set again.
Assigning Interrupt Sources to EP0
Clearing the FIFO when DMA Transfer Is Enabled
Notes on TR Interrupt
IN token
Determines whether
to return NAK
NAK
Figure 23.15 TR Interrupt Flag Set Timing
Sets TR flag
TR interrupt routine
Clear
TR flag
IN token
Determines whether
to return NAK
Writes
transmit data
Rev.6.00 Mar. 27, 2009 Page 723 of 1036
NAK
Section 23 USB Function Controller
Sets TR flag
(Sets the flag again)
TRG.
PKTE
TR interrupt routine
REJ09B0254-0600
IN token
Transmits data
ACK

Related parts for HD6417727F100C