UPD78F1174AGF-GAT-AX Renesas Electronics America, UPD78F1174AGF-GAT-AX Datasheet - Page 416

no-image

UPD78F1174AGF-GAT-AX

Manufacturer Part Number
UPD78F1174AGF-GAT-AX
Description
MCU 16BIT 78K0R/KX3 128-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3r
Datasheet

Specifications of UPD78F1174AGF-GAT-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, EBI/EMI, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
111
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1174AGF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
414
Figure 13-1 shows the block diagram of serial array unit 0.
(when CSI10: SCK10/
(when UART1: RxD1/
(when CSI11: SCK11/
(when CSI01: SI01/P44)
(when IIC10: SDA10/
(when IIC11: SDA11/
(when CSI00: SCK00
(when UART0: RxD0/
(when IIC10: SCL10/
(when IIC11: SCL11/
Serial data input pin
Serial data input pin
Serial data input pin
(when CSI11: SI11/
(when CSI10: SI10/
Serial clock I/O pin
(when CSI01: SCK01/
(when CSI00: SI00/
P03/RxD1/SDA10)
Serial clock I/O pin
Serial clock I/O pin
P03/SI10/SDA10)
Serial data input pin
Serial clock I/O pin
P03/RxD1/SI10)
P11/RxD0/EX25)
P11/SI00/EX25)
When UART0
When UART1
P96/SDA11)
P04/SCK10)
P95/SCK11)
/P10/EX24)
P04/SCL10)
P95/SCL11)
INTTM02
P96/SI11)
P43)
Peripheral enable
register 0 (PER0)
f
CLK
SAU0EN
SNFEN00
elimination
Channel 0
enabled/
disabled
Channel 2
SNFEN10
TXE
Channel 1
Noise
elimination
Channel 3
00
Selector
enabled/
disabled
Selector
Noise
PM10
RXE
PRS
00
013
detection
Edge
DAP
00
PRS
Edge/level
012
detection
Serial clock select register 0 (SPS0)
Edge/level
Edge/level
Edge/level
detection
Serial communication operation setting register 00 (SCR00)
CK01
detection
detection
4
CK01
CK01
CK01
Output latch
Figure 13-1. Block Diagram of Serial Array Unit 0
Selector
CKP
0
(P10)
PRS
00
011
SCK
f
CLK
EOC
0
CK00
00
PRS
010
/2
Prescaler
CK00
0
CK00
CK00
to f
CHAPTER 13 SERIAL ARRAY UNIT
CKS00
PTC
0
CLK
001
PRS
003
Serial mode register 00 (SMR00)
/2
MCK
11
CCS00 STS00 MD002
Selector
PTC
000
0
User’s Manual U18432EJ5V0UD
PRS
002
(Clock division setting block)
4
CKO03
f
f
CLK
CLK
DIR
PRS
00
001
/2
/2
0
11
CKO02 CKO01 CKO00
to
SLC
001
PRS
000
Serial data register 00 (SDR00)
Serial output register 0 (SO0)
MD001
SLC
000
TCLK
DLS
002
(Buffer register block)
DLS
001
0
Shift register
Communication controller
Communication controller
Communication controller
Communication controller
(for transmission)
CSI00 or UART0
DLS
(for transmission)
Mode selection
000
0
Mode selection
CSI01 or UART0
Mode selection
CSI11 or IIC11
CSI10 or IIC10
Mode selection
(for reception)
(for reception)
or UART1
or UART1
0
TSF
00
Serial status register 00 (SSR00)
0
BFF
00
SOE03 SOE02 SOE01 SOE00
SO03
SE03 SE02 SE01
ST03
SS03 SS02 SS01
0
Serial flag clear trigger
register 00 (SIR00)
FECT
Output latch
FEF
00
SOL02
00
SO02 SO01
ST02 ST01
(P12)
Error controller
Error controller
Error controller
controller
PECT
controller
Interrupt
PEF
Output
00
00
0
OVCT
OVF
SOL00
00
00
SO00
SE00
SS00
ST00
information
Clear
PM12
Error
Serial channel enable
status register 0 (SE0)
Serial channel start
register 0 (SS0)
Serial channel stop
register 0 (ST0)
Serial output enable
register 0 (SOE0)
Serial output level
register 0 (SOL0)
Noise filter enable
register 0 (NFEN0)
SNFEN
10
Serial data output pin
(when CSI11: SO11/P97)
(when IIC11: SDA11/
Serial transfer error interrupt
(INTSRE1)
Serial transfer end interrupt
(when CSI00: INTCSI00)
(when UART0: INTST0)
Serial data output pin
(when CSI10: SO10/
(when IIC10: SDA10/
(when UART1: TxD1/
Serial transfer end interrupt
(when CSI10: INTCSI10)
(when IIC10: INTIIC10)
(when UART1: INTST1)
Serial transfer end interrupt
(when CSI11: INTCSI11)
(when IIC11: INTIIC11)
(when UART1: INTSR1)
Serial transfer error interrupt
(INTSRE0)
Serial data output pin
(when CSI00: SO00/
(when UART0: TxD0/
Serial data output pin
(when CSI01: SO01/P45)
Serial transfer end interrupt
(when CSI01: INTCSI01)
(when UART0: INTSR0)
SNFEN
00
P12/TxD0/EX26)
P12/SO00/EX26)
P96/SI11)
P03/SI10/RxD1)
P02/TxD1)
P02/SO10)

Related parts for UPD78F1174AGF-GAT-AX