M052LAN Nuvoton Technology Corporation of America, M052LAN Datasheet - Page 150

IC MCU 32BIT 8KB FLASH 48LQFP

M052LAN

Manufacturer Part Number
M052LAN
Description
IC MCU 32BIT 8KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro M051™r
Datasheets

Specifications of M052LAN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
40
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M052LAN
Manufacturer:
NuvoTon
Quantity:
130
Part Number:
M052LAN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
M052LAN
Manufacturer:
NUVOTON
Quantity:
20 000
Port 0-4 Interrupt Mode Control (Px _IMD)
Register
P0_IMD
P1_IMD
P2_IMD
P3_IMD
P4_IMD
Bits
[31:8]
[n]
31
23
15
7
NuMicro M051
Offset
GP_BA+0x018 R/W
GP_BA+0x058 R/W
GP_BA+0x098 R/W
GP_BA+0x0D8 R/W
GP_BA+0x118 R/W
Descriptions
Reserved
IMD[n]
30
22
14
6
R/W
Reserved
Port 0-4 Interrupt Mode Control
IMD[n] used to control the interrupt is by level trigger or by edge trigger. If the interrupt is
by edge trigger, the trigger source is control de-bounce. If the interrupt is by level trigger,
the input source is sampled by one clock and the generate the interrupt
0 = Edge trigger interrupt
1 = Level trigger interrupt
If set pin as the level trigger interrupt, then only one level can be set on the registers
Px_IEN. If set both the level to trigger interrupt, the setting is ignored and no interrupt will
occur
The de-bounce function is valid for edge triggered interrupt. If the interrupt mode is level
triggered, the de-bounce enable bit is ignored.
29
21
13
5
Description
P0 Interrupt Mode Control
P1 Interrupt Mode Control
P2 Interrupt Mode Control
P3 Interrupt Mode Control
P4 Interrupt Mode Control
Series Technical Reference Manual
28
20
12
4
- 150 -
Reserved
Reserved
Reserved
IMD[7:0]
27
19
11
3
Publication Release Date: Sep 14, 2010
26
18
10
2
25
17
9
1
Revision V1.2
Reset Value
0xXXXX_XX00
0xXXXX_XX00
0xXXXX_XX00
0xXXXX_XX00
0xXXXX_XX00
24
16
8
0

Related parts for M052LAN