M052LAN Nuvoton Technology Corporation of America, M052LAN Datasheet - Page 242

IC MCU 32BIT 8KB FLASH 48LQFP

M052LAN

Manufacturer Part Number
M052LAN
Description
IC MCU 32BIT 8KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro M051™r
Datasheets

Specifications of M052LAN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
40
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M052LAN
Manufacturer:
NuvoTon
Quantity:
130
Part Number:
M052LAN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
M052LAN
Manufacturer:
NUVOTON
Quantity:
20 000
6.7.6
Example 1 , SPI controller is set as a master to access an off-chip slave device with following
specifications:
Basically, the specification of the connected off-chip slave device should be referred in details
before the following steps:
1) Set the DIVIDER (SPI_DIVIDER [15:0]) register to determine the output frequency of serial
2) Write the SPI_SSR register a proper value for the related settings of master mode
3) Write the related settings into the SPI_CNTRL register to control this SPI master actions
SPI Programming Examples
clock.
1.
2.
3.
1.
2.
3.
4.
Data bit is latched on positive edge of serial clock
Data bit is driven on negative edge of serial clock
Data is transferred from MSB first
SPICLK is idle at low state
Only one byte of data to be transmitted/received in a transfer
Slave select signal is active low
Disable the Automatic Slave Select bit AUTOSS(SPI_SSR[3] = 0)
Select low level trigger output of slave select signal in the Slave Select Active Level bit
SS_LVL (SPI_SSR[2] = 0)
Select slave select signal to be output active at the IO pin by setting the respective Slave
Select Register bits SSR[0] (SPI_SSR[0]) to active the off-chip slave devices
Set this SPI controller as master device in SLAVE bit (SPI_CNTRL[18] = 0)
Force the serial clock idle state at low in CLKP bit (SPI_CNTRL[11] = 0)
Select data transmitted at negative edge of serial clock in TX_NEG bit (SPI_CNTRL[2] =
1)
Select data latched at positive edge of serial clock in RX_NEG bit (SPI_CNTRL[1] = 0)
NuMicro M051
Series Technical Reference Manual
- 242 -
Publication Release Date: Sep 14, 2010
Revision V1.2

Related parts for M052LAN