EP3C16F256I7 Altera, EP3C16F256I7 Datasheet - Page 261

no-image

EP3C16F256I7

Manufacturer Part Number
EP3C16F256I7
Description
Cyclone III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
Quantity:
90
Part Number:
EP3C16F256I7N
Manufacturer:
XILINX
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C16F256I7N
0
Figure 10–6. Multi-Device AS Configuration When Devices Receive the Same Data with a Single SRAM
Object File
Notes to
(1)
(2)
(3)
(4)
(5)
(6)
Altera Corporation-Preliminary
March 2007
Serial Configuration
Device
Connect the pull-up resistors to V
The nCEO pin can be left unconnected or used as a user I/O pin when it does not feed another device’s nCE pin.
The MSEL pin settings vary for different configuration voltage standards and POR time. You must set the
Cyclone III master device in AS mode and the slave devices in PS mode. To connect MSEL[3..0] for the master
device in AS mode, refer to
refer to
These are dual-purpose I/O pins. FLASH_nCE pin functions as the nCSO pin in AS configuration scheme. DATA[1]
pin functions as the ASDO pin in AS configuration scheme.
Connect the series resistor at the near end of the serial configuration device.
Connect the repeater buffers between the Cyclone III master and slave device(s) for DATA[0] and DCLK. All I/O
inputs must maintain a maximum AC voltage of 4.1 V. The output resistance of the repeater buffers has to fit the
maximum overshoot equation outlined in
DCLK
DATA
ASDI
Figure
nCS
Table 10–10 on page
25
10–6:
9
GND
(5)
10 k
V
9
CCIO
nSTATUS
CONF_DONE
nCONFIG
nCE
DATA[0]
DCLK
FLASH_nCE (4)
DATA[1] (4)
Cyclone III Master Device
(1)
10 k
V
9
Buffers (6)
CCIO
Single SRAM Object File
The second method configures both the master and slave Cyclone III
devices with the same SRAM Object File. The serial configuration device
stores one copy of the SRAM Object File. This setup is shown in
Figure 10–6
are setup in PS mode. You must setup one or more slave devices in the
chain. All the slave devices must be setup in the same way as shown in
Figure
In this setup, all the Cyclone III devices in the chain are connected for
concurrent configuration. This can reduce the AS configuration time
because all the Cyclone III devices are configured in one configuration
cycle. Connect the nCE input pins of all the Cyclone III devices to ground.
Table 10–6 on page
10–46. Connect the MSEL pins directly to V
(1)
MSEL[3..0]
10 k
CCIO
nCEO
V
10–6.
9
CCIO
supply of the bank the pin resides in.
(1)
where the master is setup in AS mode, and the slave devices
N.C. (2)
(3)
“Configuration and JTAG Pin I/O Requirements” on page
GND
10–15. To connect MSEL[3..0] for the slave devices in PS mode,
Active Serial Configuration (Serial Configuration Devices)
nSTATUS
CONF_DONE
nCONFIG
nCE
DATA[0]
DCLK
Cyclone III Slave Device 1
MSEL[3..0]
nCEO
Cyclone III Device Handbook, Volume 1
CCIO
N.C. (2)
(3)
or GND.
GND
nSTATUS
CONF_DONE
nCONFIG
nCE
DATA[0]
DCLK
Cyclone III Slave Device 2
MSEL[3..0]
10–13.
nCEO
10–25
N.C. (2)
(3)

Related parts for EP3C16F256I7