PCA9665D,112 NXP Semiconductors, PCA9665D,112 Datasheet - Page 87

no-image

PCA9665D,112

Manufacturer Part Number
PCA9665D,112
Description
IC CNTRLR PARALLEL/I2C 20-SOIC
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PCA9665D,112

Controller Type
I²C Bus Controller
Interface
I²C
Voltage - Supply
2.3 V ~ 3.6 V
Current - Supply
100µA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935279242112
PCA9665D
PCA9665D
NXP Semiconductors
19. Abbreviations
20. Revision history
Table 58.
PCA9665_3
Product data sheet
Document ID
PCA9665_3
Modifications:
PCA9665_2
PCA9665_1
Revision history
18.4 Package related soldering information
Release date
20080812
20061207
20060807
Table 12 “I2CCON - Control register (A1 = 1, A0 = 1) bit
paragraph re-written
Section 7.3.2.2 “The Own Address register, I2CADR (indirect address
– deleted (old) 3
– added second “Remark” statement
Table 24 “I2CMODE - I
AC[1:0]: added reference to
Section 8.11
Table 56.
[1]
[2]
Table 57.
Package
CPGA, HCPGA
DBS, DIP, HDIP, RDBS, SDIP, SIL
PMFP
Acronym
ASIC
CDM
CPU
DSP
DUT
ESD
HBM
I
I/O
MM
PCB
RC
SMBus
2
C-bus
For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit
board.
For PMFP packages hot bar soldering or manual soldering is suitable.
[2]
“Reset”: added 4 paragraphs following
Suitability of through-hole mount IC packages for dipping and wave soldering
Abbreviations
rd
Data sheet status
Product data sheet
Product data sheet
Objective data sheet
sentence and added (new) 3
Description
Application Specific Integrated Circuit
Charged Device Model
Central Processing Unit
Digital Signal Processing
Device Under Test
ElectroStatic Discharge
Human Body Model
Inter-Integrated Circuit bus
Input/Output
Machine Model
Printed-Circuit Board
Resistor-Capacitor network
System Management Bus
2
C-bus Mode register (indirect address 06h) bit
Rev. 03 — 12 August 2008
Table
51.
rd
Soldering method
Dipping
-
suitable
-
and 4
Figure
description”, description of STO: second
th
Fm+ parallel bus to I
Change notice
-
-
-
sentences
18, and added (new)
01h)”:
description”, description of
Wave
suitable
suitable
not suitable
PCA9665
Figure
© NXP B.V. 2008. All rights reserved.
2
C-bus controller
Supersedes
PCA9665_2
PCA9665_1
-
[1]
19.
87 of 90

Related parts for PCA9665D,112