DS21348

Manufacturer Part NumberDS21348
Description3.3V E1/T1/J1 Line Interface
ManufacturerDallas Semiconducotr
DS21348 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
Page 14/73

Download datasheet (552Kb)Embed
PrevNext
DS21348T
DS21348G
PIN #
PIN#
40
B3
41
A3
42
B2
43
A2
44
A1
PIN DESCRIPTIONS IN SERIAL PORT MODE
Table 4-3b
Pin Numbering)
ACRONYM
PIN
I/O
BIS0/
32/
BIS1
33
BPCLK
31
CS*
1
HRST*
29
8
ICES
INT*
23
MCLK
30
NA
-
OCES
9
PBEO
24
RCLK
40
I/O
Serial
Port Mode
O
RCLK
I
TPOS
I
TNEG
I
TCLK
I
DESCRIPTION
I
Bus Interface Select Bits 0 & 1. Used to select bus interface option.
See Table 4-1 for details.
O
Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or
2.048MHz clock output that is referenced to RCLK selectable via
CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384 MHz
output.
I
Chip Select. Must be low to read or write to the device. CS* is an
active low signal.
I
Hardware Reset. Bringing HRST* low will reset the DS21348
setting all control bits to their default state of all zeros.
I
Input Clock Edge Select. Selects whether the serial port data input
(SDI) is sampled on rising (ICES =0) or falling edge (ICES = 1) of
SCLK.
O
Interrupt [INT*] Pin 23. Flags host controller during conditions
and change of conditions defined in the Status Register. Active low,
open drain output.
I
Master Clock. A 2.048MHz (±50ppm) clock source with TTL
levels is applied at this pin. This clock is used internally for both
clock/data recovery and for jitter attenuation. Use of a T1 1.544
MHz clock source is optional.
See Note 2.
I
Not Assigned. Should be tied low.
I
Output Clock Edge Select. Selects whether the serial port data
output (SDO) is valid on the rising (OCES = 1) or falling edge
(OCES = 0) of SCLK.
O
PRBS Bit Error Output. The receiver will constantly search for a
15
20
2
-1 or a 2
-1 PRBS depending on the ETS bit setting (CCR1.7).
Remains high if out of synchronization with the PRBS pattern. Goes
low when synchronized to the PRBS pattern. Any errors in the
received pattern after synchronization will cause a positive going
pulse (with same period as E1 or T1 clock) synchronous with
RCLK. PRBS bit errors can also be reported to the ECR1 and ECR2
registers by setting CCR6.2 to a logic 1.
O
Receive Clock. Buffered recovered clock from the line.
Synchronous to MCLK in absence of signal at RTIP and RRING.
14 of 73
NA
(Sorted by Pin Name, DS21348T