DS21348

Manufacturer Part NumberDS21348
Description3.3V E1/T1/J1 Line Interface
ManufacturerDallas Semiconducotr
DS21348 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
Page 38/73

Download datasheet (552Kb)Embed
PrevNext
RIR2 (09H): RECEIVE INFORMAION REGISTER 2
(MSB)
RL3
RL2
SYMBOL
POSITION
RL3
RIR2.7
(real time)
RL2
RIR2.6
(real time)
RL1
RIR2.5
(real time)
RL0
RIR2.4
(real time)
N/A
RIR2.3
N/A
RIR2.2
ARLB
RIR2.1
(real time)
SEC
RIR2.0
(latched)
RECEIVE LEVEL INDICATION Table 7-2
RL3
RL2
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
RL1
RL0
N/A
DESCRIPTION
Receive Level Bit 3. See Table 7-2.
Receive Level Bit 2. See Table 7-2.
Receive Level Bit 1. See Table 7-2.
Receive Level Bit 0. See Table 7-2.
Not Assigned. Could be any value when read.
Not Assigned. Could be any value when read.
Automatic Remote LoopBack Detected. This bit will be set to
a one when the automatic Remote Loopback (RLB) circuitry
has detected the presence of a loop up code for 5 seconds. It
will remain set until the automatic RLB circuitry has detected
the loop down code for 5 seconds. See Section 6 for more
details. This bit will be forced low when the automatic RLB
circuitry is disabled (CCR6.5 = 0).
One-Second Timer. This bit will be set to a one on one-second
boundaries as timed by the device based on the RCLK. It will
be cleared when read.
RL1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
38 of 73
N/A
ARLB
RL0
Receive Level
(dB)
0
Greater than -2.5
1
-2.5 to -5.0
0
-5.0 to -7.5
1
-7.5 to -10.0
0
-10.0 to -12.5
1
-12.5 to -15.0
0
-15.0 to -17.5
1
-20.0 to -22.5
0
-22.5 to -25.0
1
-25.0 to -27.5
0
-27.5 to -30.0
1
-30.0 to -32.5
0
-32.5 to -35.0
1
-35.0 to -37.5
0
-37.5 to -40.0
1
-40.0 to -42.5
DS21348/Q348
(LSB)
SEC