DS21348 Dallas Semiconducotr, DS21348 Datasheet - Page 30

no-image

DS21348

Manufacturer Part Number
DS21348
Description
3.3V E1/T1/J1 Line Interface
Manufacturer
Dallas Semiconducotr
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21348G
Manufacturer:
DS
Quantity:
837
Part Number:
DS21348G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
DS21348G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS21348GN
Quantity:
80
Part Number:
DS21348GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348GN-C01
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
188
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
13
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21348T
Quantity:
63
Part Number:
DS21348T+
Manufacturer:
MAXIM
Quantity:
612
Part Number:
DS21348T+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348TN
Manufacturer:
DALLAS
Quantity:
5 530
CCR3 (02H): COMMON CONTROL REGISTER 3
(MSB)
TUA1
SYMBOL
TPRBSE
ATUA1
LIRST
TAOZ
TUA1
TLCE
IBPV
IBE
ATUA1
POSITION
CCR3.7
CCR3.6
CCR3.5
CCR3.4
CCR3.3
CCR3.2
CCR3.1
CCR3.0
TAOZ
DESCRIPTION
Transmit Unframed All Ones. The polarity of this bit is set
such that the device will transmit an all ones pattern on power-
up or device reset. This bit must be set to a one to allow the
device to transmit data. The transmission of this data pattern is
always timed off of the JACLK (See Figure 3-1).
0 = transmit all ones at TTIP and TRING
1 = transmit data normally
Automatic Transmit Unframed All Ones. Automatically
transmit an unframed all ones pattern at TTIP and TRING
during a receive carrier loss (RCL) condition or receive all ones
condition.
0 = disabled
1 = enabled
Transmit Alternate Ones and Zeros. Transmit a …101010…
pattern at TTIP and TRING. The transmission of this data
pattern is always timed off of TCLK (See Figure 3-1).
0 = disabled
1 = enabled
Transmit PRBS Enable. Transmit a 2
(T1) PRBS at TTIP and TRING.
0 = disabled
1 = enabled
Transmit Loop Code Enable. Enables the transmit side to
transmit the loop up code in the Transmit Code Definition
registers (TCD1 and TCD2). See Section 6 for details.
0 = disabled
1 = enabled
Line Interface Reset. Setting this bit from a zero to a one will
initiate an internal reset that resets the clock recovery state
machine and re-centers the jitter attenuator. Normally this bit is
only toggled on power-up. Must be cleared and set again for a
subsequent reset.
Insert BPV. A 0 to 1 transition on this bit will cause a single
BiPolar Violation (BPV) to be inserted into the transmit data
stream. Once this bit has been toggled from a 0 to a 1, the
device waits for the next occurrence of three consecutive ones
to insert the BPV. This bit must be cleared and set again for a
subsequent error to be inserted. See .
Insert Bit Error. A 0 to 1 transition on this bit will cause a
single logic error to be inserted into the transmit data stream.
This bit must be cleared and set again for a subsequent error to
be inserted. See Figure 3-3.
TPRBSE
30 of 73
TLCE
LIRST
15
IBPV
- 1 (E1) or a 2
(LSB)
IBE
20
- 1

Related parts for DS21348