DS21348 Dallas Semiconducotr, DS21348 Datasheet - Page 17

no-image

DS21348

Manufacturer Part Number
DS21348
Description
3.3V E1/T1/J1 Line Interface
Manufacturer
Dallas Semiconducotr
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21348G
Manufacturer:
DS
Quantity:
837
Part Number:
DS21348G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
DS21348G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS21348GN
Quantity:
80
Part Number:
DS21348GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348GN-C01
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
188
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
13
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21348T
Quantity:
63
Part Number:
DS21348T+
Manufacturer:
MAXIM
Quantity:
612
Part Number:
DS21348T+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348TN
Manufacturer:
DALLAS
Quantity:
5 530
PIN DESCRIPTIONS IN HARDWARE MODE
Numbering)
ACRONYM
L0/L1/L2
JAMUX
LOOP0/
BPCLK
LOOP1
HRST*
BIS0/
BIS1
HBE
CES
EGL
DJA
ETS
JAS
Table 4-4b
PIN
32/
16/
33
31
12
11
29
10
17
7/
6/
8
1
2
9
5
I/O
O
I
I
I
I
I
I
I
I
I
I
I
DESCRIPTION
Bus Interface Select Bits 0 & 1. Used to select bus interface option.
See Table 4-1 for details.
Back Plane Clock. A 16.384MHz, 8.192MHz, 4.096MHz, or
2.048MHz clock output that is referenced to RCLK selectable via
CCR5.7 and CCR5.6. In hardware mode, defaults to 16.384MHz
output.
Receive & Transmit Clock Edge Select. Selects which RCLK
edge to update RPOS and RNEG and which TCLK edge to sample
TPOS and TNEG. CES combines TCES (CCR2.1) and RCES
(CCR2.0).
0 = update RNEG/RPOS on rising edge of RCLK; sample
TPOS/TNEG on falling edge of TCLK
1 = update RNEG/RPOS on falling edge of RCLK; sample
TPOS/TNEG on rising edge of TCLK
Disable Jitter Attenuator.
0 = jitter attenuator enabled
1 = jitter attenuator disabled
Receive Equalizer Gain Limit. This bit controls the sensitivity of
the receive equalizer. See Table 4-7.
E1/T1 Select.
0 = E1
1 = T1
Receive & Transmit HDB3/B8ZS Enable. HBE combines RHBE
(CCR2.3) and THBE (CCR2.2).
0 = enable HDB3 (E1)/B8ZS (T1)
1 = disable HDB3 (E1)/B8ZS (T1)
Hardware Reset. Bringing HRST* low will reset the DS21348
setting all control bits to their default state of all zeros.
Jitter Attenuator MUX. Controls the source for JACLK. See
Figure 3-1 and Table 4-10.
0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at
MCLK)
1 = JACLK sourced from internal PLL (2.048MHz at MCLK)
Jitter Attenuator Select.
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These
inputs determine the waveshape of the transmitter. See Table 9-1
and Table 9-2.
Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine
the active loopback mode (if any). See Table 4-5.
17 of 73
(Sorted by Pin Name, DS21348T Pin

Related parts for DS21348