DS21348 Dallas Semiconducotr, DS21348 Datasheet - Page 31

no-image

DS21348

Manufacturer Part Number
DS21348
Description
3.3V E1/T1/J1 Line Interface
Manufacturer
Dallas Semiconducotr
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21348G
Manufacturer:
DS
Quantity:
837
Part Number:
DS21348G
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
DS21348G+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348G+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS21348GN
Quantity:
80
Part Number:
DS21348GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348GN-C01
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
188
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
13
Part Number:
DS21348T
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21348T
Quantity:
63
Part Number:
DS21348T+
Manufacturer:
MAXIM
Quantity:
612
Part Number:
DS21348T+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21348TN
Manufacturer:
DALLAS
Quantity:
5 530
6.1
The DS21348 will reset itself upon power-up setting all writeable registers to 00h and clear the status and
information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After the
power supplies have settled following power-up, initialize all control registers to the desired settings, then
toggle the LIRST bit (CCR3.2). At anytime, the DS21348 can be reset to the default settings by bringing
HRST* (pin 29) low (level triggered) or by powering down and powering up again.
CCR4 (03H): COMMON CONTROL REGISTER 4
RECEIVE SENSITIVITY SETTINGS Table 6-2
(MSB)
SYMBOL
L2
JABDS
EGL
TPD
DJA
JAS
Device Power-Up and Reset
L2
L1
L0
(CCR4.4)
EGL
0
1
1
0
L1
POSITION
CCR4.7
CCR4.6
CCR4.5
CCR4.4
CCR4.3
CCR4.2
CCR4.1
CCR4.0
L0
DESCRIPTION
Line Build Out Select Bit 2. Sets the transmitter build out; see
Table 9-1 for E1 and Table 9-2 for T1.
Line Build Out Select Bit 1. Sets the transmitter build out; see
Table 9-1 for E1 and Table 9-2 for T1.
Line Build Out Select Bit 0. Sets the transmitter build out; see
Table 9-1 for E1 and Table 9-2 for T1.
Receive Equalizer Gain Limit. This bit controls the sensitivity
of the receive equalizer. See Table 6-2.
Jitter Attenuator Select.
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
Jitter Attenuator Buffer Depth Select.
0 = 128 bits
1 = 32 bits (use for delay sensitive applications)
Disable Jitter Attenuator.
0 = jitter attenuator enabled
1 = jitter attenuator disabled
Transmit Power-Down.
0 = normal transmitter operation
1 = powers down the transmitter and 3-states the TTIP and
TRING pins
(CCR1.7)
0 (E1)
0 (E1)
1 (T1)
1 (T1)
EGL
ETS
31 of 73
JAS
-12dB (short haul)
-43dB (long haul)
-30dB (limited long haul)
-36dB (long haul)
RECEIVE SENSITIVITY
JABDS
DJA
(LSB)
TPD

Related parts for DS21348